71M6521FE-IMSLASHF datasheet(21/107 Pages) MAXIM

21 / 107 page

71M6521DE/DH/FE Data Sheet

Rev 2

Page: 21 of 107

Accumulator (ACC, A): ACC is the accumulator register. Most instructions use the accumulator to hold the

operand. The mnemonics for accumulator-specific instructions refer to accumulator as “A”, not ACC.

B Register: The B register is used during multiply and divide instructions. It can also be used as a scratch-pad

Program Status Word (PSW):

MSB

LSB

RS1

Table 9: PSW Register Flags

Bit

Symbol

Function

PSW.7

Carry flag

PSW.6

Auxiliary Carry flag for BCD operations

PSW.5

General purpose Flag 0 available for user.

F0 is not to be confused with the F0 flag in the CE STATUS register.

PSW.4

RS1

RS1/RS0

Bank selected

Location

Bank 0

(0x00 – 0x07)

Bank 1

(0x08 – 0x0F)

Bank 2

(0x10 – 0x17)

Bank 3

(0x18 – 0x1F)

PSW.3

RS0

PSW.2

Overflow flag

PSW.1

User defined flag

PSW.0

Parity flag, affected by hardware to indicate odd / even number of “one” bits in the

Accumulator, i.e. even parity.

Table 10: PSW Bit Functions

Stack Pointer (SP): The stack pointer is a 1-byte register initialized to 0x07 after reset. This register is incremented

before PUSH and CALL instructions, causing the stack to begin at location 0x08.

Data Pointer: The data pointer (DPTR) is 2 bytes wide. The lower part is DPL, and the highest is DPH. It can be

loaded as two registers (e.g. MOV DPL,#data8). It is generally used to access external code or data space (e.g.

MOVC A,@A+DPTR or MOVX A,@DPTR respectively).

Program Counter: The program counter (PC) is 2 bytes wide initialized to 0x0000 after reset. This register is

incremented when fetching operation code or when operating on data from program memory.

Port Registers: The I/O ports are controlled by Special Function Registers P0, P1, and P2. The contents of the SFR

can be observed on corresponding pins on the chip. Writing a ‘1’ to any of the ports (see Table 11) causes the

corresponding pin to be at high level (V3P3), and writing a ‘0’ causes the corresponding pin to be held at low level

(GND). The data direction registers DIR0, DIR1, and DIR2 define individual pins as input or output pins (see section

Digital I/O for details).

71M6521FE-IM/F 数据表(PDF) 21 Page - Maxim Integrated Products

71M6521FE-IM/F 数据表(HTML) 21 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载