数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

71M6521FE-IM/F 数据表(PDF) 35 Page - Maxim Integrated Products

部件名 71M6521FE-IM/F
功能描述  Energy Meter ICs
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

71M6521FE-IM/F 数据表(HTML) 35 Page - Maxim Integrated Products

Back Button 71M6521FE-IM/F Datasheet HTML 31Page - Maxim Integrated Products 71M6521FE-IM/F Datasheet HTML 32Page - Maxim Integrated Products 71M6521FE-IM/F Datasheet HTML 33Page - Maxim Integrated Products 71M6521FE-IM/F Datasheet HTML 34Page - Maxim Integrated Products 71M6521FE-IM/F Datasheet HTML 35Page - Maxim Integrated Products 71M6521FE-IM/F Datasheet HTML 36Page - Maxim Integrated Products 71M6521FE-IM/F Datasheet HTML 37Page - Maxim Integrated Products 71M6521FE-IM/F Datasheet HTML 38Page - Maxim Integrated Products 71M6521FE-IM/F Datasheet HTML 39Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 107 page
background image
71M6521DE/DH/FE Data Sheet
Rev 2
Page: 35 of 107
Interrupt Priority Level Structure
All interrupt sources are combined in groups, as shown in Table 48:
Group
0
External interrupt 0
Serial channel 1 interrupt
1
Timer 0 interrupt
-
External interrupt 2
2
External interrupt 1
-
External interrupt 3
3
Timer 1 interrupt
-
External interrupt 4
4
Serial channel 0 interrupt
-
External interrupt 5
5
-
-
External interrupt 6
Table 48: Priority Level Groups
Each group of interrupt sources can be programmed individually to one of four priority levels by setting or clearing
one bit in the special function register IP0 and one in IP1. If requests of the same priority level are received
simultaneously, an internal polling sequence as per Table 52 determines which request is serviced first.
An overview of the interrupt structure is given in Figure 6.
IEN enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit that
is set by the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5). XFER_BUSY
and RTC_1SEC, which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable
and flag bits (see Table 47) and these interrupts must be cleared by the MPU software.
Interrupt Priority 0 Register (IP0)
MSB
LSB
--
WDTS
IP0.5
IP0.4
IP0.3
IP0.2
IP0.1
IP0.0
Table 49: The IP0 Register
Note: WDTS is not used for interrupt controls
Interrupt Priority 1 Register (IP1)
MSB
LSB
-
-
IP1.5
IP1.4
IP1.3
IP1.2
IP1.1
IP1.0
Table 50: The IP1 Register:
IP1.x
IP0.x
Priority Level
0
0
Level0 (lowest)
0
1
Level1
1
0
Level2
1
1
Level3 (highest)
Table 51: Priority Levels



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com