WM8980CGEFLSLASHV datasheet(48/123 Pages) WOLFSON

48 / 123 page

WM8980

Pre-Production

PP, Rev 3.8, May 2012

Figure 24 DAC Digital Filter Path

The analogue outputs from the DACs can then be mixed with the aux analogue inputs and the ADC

analogue inputs. The mix is fed to the output drivers for headphone (LOUT1/ROUT1), speaker

(LOUT2/ROUT2) or line (OUT3/OUT4). OUT3 and OUT4 have additional mixers which allow them

to output different signals to the headphone and speaker outputs.

DIGITAL PLAYBACK (DAC) PATH

Digital data is passed to the WM8980 via the flexible audio interface and is then passed through a

variety of advanced digital filters (as shown in Figure 24) to the hi-fi DACs. The DACs are enabled by

the DACENL/R register bits.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

Management 3

DACENL

Left channel DAC enable

0 = DAC disabled

1 = DAC enabled

DACENR

Right channel DAC enable

0 = DAC disabled

1 = DAC enabled

Table 27 DAC Enable Control

The WM8980 also has a Soft Mute function, which, when enabled, gradually attenuates the volume

of the digital signal to zero. When disabled, the gain will ramp back up to the digital gain setting. This

function is enabled by default. To play back an audio signal, this function must first be disabled by

setting the SOFTMUTE bit to zero.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R10

DAC Control

DACPOLL

Left DAC output polarity:

0 = non-inverted

1 = inverted (180 degrees phase shift)

DACPOLR

Right DAC output polarity:

0 = non-inverted

1 = inverted (180 degrees phase shift)

AMUTE

Automute enable

0 = Amute disabled

1 = Amute enabled

DACOSR128

DAC oversampling rate select:

0=64x (lowest power)

1=128x (best SNR)

SOFTMUTE

Softmute enable:

0=Enabled

1=Disabled

Table 28 DAC Control Register

The digital audio data is converted to oversampled bit streams in the on-chip, true 24-bit digital

interpolation filters. The bitstream data enters the multi-bit, sigma-delta DACs, which convert it to a

high quality analogue audio signal. The multi-bit DAC architecture reduces high frequency noise and

sensitivity to clock jitter. It also uses a Dynamic Element Matching technique for high linearity and low

distortion.

WM8980CGEFL/V 数据表(PDF) 48 Page - Wolfson Microelectronics plc

WM8980CGEFL/V 数据表(HTML) 48 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载