| 数据搜索系统,热门电子元器件搜索 |
|
AD7008/PCB 数据表(PDF) 16 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7008/PCB 数据表(HTML) 16 Page - Analog Devices |
|
16 / 16 page ![]() REV. B –16– AD7008 A 3.5" floppy disk containing software to control the AD7008 is provided with the AD7008/PCB. This software was developed using C. The C source code is provided in a file named A:\AD7008.C, which the user may view, run, or modify. An executable version of this software is also provided, and can be executed from DOS by typing “A:\AD7008.” The software prompts the user to provide the necessary information needed by the program. Additional information is included in a test file named A:\readme.txt. A windows 3.1 executable called WIN7008 is also included. OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 44-Pin PLCC (P-44A) 6 PIN 1 IDENTIFIER 7 40 39 17 18 29 28 TOP VIEW (PINS DOWN) 0.695 (17.65) 0.685 (17.40) SQ 0.656 (16.66) 0.650 (16.51) SQ 0.048 (1.21) 0.042 (1.07) 0.048 (1.21) 0.042 (1.07) 0.020 (0.50) R 0.021 (0.53) 0.013 (0.33) 0.050 (1.27) BSC 0.63 (16.00) 0.59 (14.99) 0.032 (0.81) 0.026 (0.66) 0.180 (4.57) 0.165 (4.19) 0.040 (1.01) 0.025 (0.64) 0.056 (1.42) 0.042 (1.07) 0.025 (0.63) 0.015 (0.38) 0.110 (2.79) 0.085 (2.16) INPUTS/OUTPUTS Name Description P1 36-pin edge connector to connect to parallel port of PC. CLOCK CMOS input for clock R6 provides termination. FSEL CMOS input to select between Freq 0 and Freq 1. Low selects Freq 0. SDATA CMOS input for serial input pin. SCLK CMOS input for clocking in SDATA. IOUT Analog output. IOUTN Complementary analog output. VREF Test point for VREF pin. P2 +5 V and ground power connection. LK1 External sleep command input. Figure 36. Controlling the AD7008/PCB The AD7008/PCB is designed to allow control (frequency specification, reset, etc.) through the parallel printer port of a standard IBM-compatible PC. The user simply disconnects the printer cable from the printer and inserts it into edge connector P1 of the evaluation board. The printer port provides information to the AD7008/PCB through eight data lines and four control lines. Control signals are latched on the AD7008/PCB to prevent problems with long printer cables. V CC OUT +5V 14 7 XTAL1 8 C9 0.1µF V EE PR Q Q CL C D > PR Q Q CL C D > LATCH LOAD 2 3 4 5 6 8 9 10 11 12 13 1 LLOAD WR +5V +5V +5V +5V U2 74HC74 U2 74HC74 LWR C36DRPF P1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 LATCH D0 D1 D2 D3 D4 D5 D7 D6 RESET LOAD WR 2 3 4 5 6 7 8 9 10 D0 D1 D2 D3 D4 D5 D7 D6 10k 10PB+5 RZ1 2 3 4 5 6 LATCH RESET LOAD WR 4.7k 6PB+5 RZ2 U1 DUT7008P 6 5 2 1 4 3 17 28 39 44 7 18 29 43 40 V REF COMP FSADJUST 19 20 21 22 23 24 25 26 8 9 10 11 12 13 14 15 16 27 32 33 34 35 36 41 42 31 30 38 37 D0 D1 D2 D3 D4 D5 D7 D6 RESET 1 2 3 H3M LK1 +5V GND +5V +5VD 1 2 P2 PCTB2 D8 D9 D10 D11 D12 D13 D15 D14 R1 10k SMB SCLK R2 10k R3 10k SMB FSELECT R6 50 OPTIONAL WR CS TC0 TC2 TC1 TC3 LOAD SCLK SDATA FSELECT CLK SLEEP D0 D1 D2 D3 LLOAD RESET DGND DGND DGND DGND AGND TEST +5V +5V +5V +5V C7 0.1µF +5V R4 50 SMB I OUT FSADJ 390 L WR SMB SDATA SMB CLK I OUT IOUT V REF SMB I OUT R5 50 C6 0.1µF C2 0.1µF C3 0.1µF C4 0.1µF C5 0.1µF C1 10µF C8 0.1µF D0 D1 D2 D3 D4 D5 D7 D6 V AA V DD V DD V DD |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |