| 数据搜索系统,热门电子元器件搜索 |
|
AD9807JS 数据表(PDF) 2 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9807JS 数据表(HTML) 2 Page - Analog Devices |
|
2 / 24 page ![]() –2– REV. 0 Parameter Min Typ Max Units RESOLUTION 12 Bits CONVERSION RATE 3-Channel Mode With CDS 6 MSPS 1-Channel Mode With CDS 1 6 MSPS DC ACCURACY Integral Nonlinearity (INL) 2 1.5 LSB Differential Nonlinearity (DNL) 2 0.4 0.75 LSB No Missing Codes 12 Bits Guaranteed Unipolar Offset Error (@ +25 °C) 0.4 % FSR Gain Error (@ +25 °C) 1.2 % FSR ANALOG INPUTS Full-Scale Input Span 0.0625 4 V p-p Input Limits 3 AVSS – 0.3 V AVDD + 0.3 V Input Capacitance 10 pF Input Bias Current 0.01 µA Input Referred Noise 0.3 LSB rms PSRR (AVDD = +5 V ± 0.25 V) 0.06 % FSR INTERNAL VOLTAGE REFERENCE 1 V Output Tolerance (@+25 °C) ±15 mV 2 V Output Tolerance (@+25 °C) ±30 mV POWER SUPPLIES Operating Voltages AVDD +4.75 +5.25 V DVDD +4.75 +5.25 V Operating Current AVDD 73 86 mA DVDD 16.6 20 mA POWER CONSUMPTION 450 530 mW TEMPERATURE RANGE Operating 0 +70 °C NOTES 1Blue and green channels. Red channel conversion rate for 1-channel mode is 5 MSPS. 2Measured with 4 V p-p input range. 3Input signals exceeding these limits are subject to excessive overvoltage recovery times. Specifications subject to change without notice. ANALOG SPECIFICATIONS DIGITAL SPECIFICATIONS Parameter Symbol Min Typ Max Units LOGIC INPUTS High Level Input Voltage VIH 2.0 V Low Level Input Voltage VIL 0.8 V High Level Input Current IIH 10 µA Low Level Input Current IIL 10 µA Input Capacitance CIN 10 pF LOGIC OUTPUTS High Level Output Voltage (IOH = 50 µA) VOH 4.5 4.9 V High Level Output Voltage (IOH = 0.5 mA) VOH 2.4 V Low Level Output Voltage (IOL = 50 µA) VOL 0.1 V Low Level Output Voltage (IOL = –0.6 mA) VOL 0.4 V Output Capacitance COUT 5pF Specifications subject to change without notice. (TMIN to TMAX with AVDD = +5.0 V, DVDD = +5.0 V, fADCCLK = 6 MSPS, fCDSCLK1 = 2 MSPS, fCDSCLK2 = 2 MSPS, CL = 20 pF, unless otherwise noted) (TMIN to TMAX with AVDD = +5.0 V, DVDD = +5.0 V, fADCCLK = 6 MSPS, fCDSCLK1 = 2 MSPS, fCDSCLK2 = 2 MSPS, PGA Gain = 1 unless otherwise noted) AD9807–SPECIFICATIONS |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |