L6482 datasheet(39/73 Pages) STMICROELECTRONICS

39 / 73 page

L6482

Phase current control

Doc ID 023768 Rev 2

39/73

Figure 21.

Fast decay tuning during the falling steps

7.4

Torque regulation (output current amplitude regulation)

The phase currents are monitored through two shunt resistors (one for each power bridge)

connected to the respective sense pin (see Figure 22). The integrated comparator

compares the sense resistor voltage with the internal reference generated using the peak

value, which is proportional to the output current amplitude, and the microstepping code.

The comparison result is provided to the logic in order to implement the current control

algorithm as described in previous sections.

The peak reference voltage can be regulated in two ways: writing TVAL_ACC, TVAL_DEC,

TVAL_RUN and TVAL_HOLD registers or varying the ADCIN voltage value.

The EN_TQREG bit (CONFIG register) sets the torque regulation method. If this bit is high,

ADC_OUT prevalue is used to regulate output current amplitude (see Table 20,

Section 9.1.14). Otherwise the internal analog-to-digital converter is at the user’s disposal

and the output current amplitude is managed by TVAL_HOLD, TVAL_RUN, TVAL_ACC and

TVAL_DEC registers (see Table 14, Section 9.1.10).

The voltage applied to the ADCIN pin is sampled at fS frequency and converted in an NADC

bit digital signal. The analog-to-digital conversion result is available in the ADC_OUT

Falling step

1st fast decay:

FALL

= FALL_STEP/4

Falling step

1st fast decay:

FALL= FALL_STEP/2

2 nd fast decay:

FALL

= FALL_STEP/2

Time

reference current

AM15052v1

L6482 数据表(PDF) 39 Page - STMicroelectronics

L6482 数据表(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载