数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1051ACPZ-R7 数据表(PDF) 3 Page - Analog Devices

部件名 ADP1051ACPZ-R7
功能描述  Digital Controller for Isolated Power Supply with PMBus Interface
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1051ACPZ-R7 数据表(HTML) 3 Page - Analog Devices

  ADP1051ACPZ-R7 Datasheet HTML 1Page - Analog Devices ADP1051ACPZ-R7 Datasheet HTML 2Page - Analog Devices ADP1051ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADP1051ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADP1051ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADP1051ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADP1051ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADP1051ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADP1051ACPZ-R7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
Preliminary Technical Data
ADP1051
Rev. PrA | Page 3 of 17
SPECIFICATIONS
VDD = 3.0V to 3.6 V, TA = -40°C to +125°C, unless otherwise noted. FSR = Full Scale Range.
Table 1. Specifications
Parameter
Symbol
Test Conditions/Comments
Min
Typ
Max
Unit
SUPPLY
VDD
VDD
3.0
3.3
3.6
V
IDD
IDD
PWM pins unloaded
Normal operation (PSON is high or low)
29
mA
Shut down (VDD below UVLO)
60
100
μA
During EEPROM programming, 40 ms
IDD + 6
mA
POWER-ON RESET
Power-ON RESET
VDD rising
3.0
V
UVLO Threshold
VDD falling
2.750
2.850
2.975
V
UVLO Hysteresis
35
mV
OVLO Threshold
3.7
3.9
4.1
V
OVLO Debounce
When set to 2 μs
2
μs
When set to 500 μs
500
μs
VCORE PIN
Output Voltage
330 nF capacitor between VCORE to AGND
2.50
2.6
2.70
V
OSCILLATOR AND PLL
PLL Frequency
Using RES = 10 kΩ (±0.1%)
190
200
210
MHz
DPWM Resolution
625
ps
OUTA, OUTB, OUTC, OUTD, SR1,
SR2 PINS
Output Low Voltage
VOL
Sinking Current = 10 mA
0.4
V
Output High Voltage
VOH
Sourcing Current = 10 mA
VDD−0.4
V
Rise Time
CLOAD = 50 pF
3.5
ns
Fall Time
CLOAD = 50 pF
1.5
ns
VS VOLTAGE SENSE PIN
Input Voltage Range
Differential voltage from VS+ to VS-
0
1
1.60
V
Input Voltage FSR
1.6
V
VS Accurate ADC
Valid Input Voltage Range
1.6
V
ADC Clock Frequency
1.56
MHz
Register Update Rate
100
Hz
Resolution
12
Bits
Measurement Accuracy
Factory trimmed at 1.0 V
From 0% to 100% of Input Voltage Range
−10
+10
% FSR
-160
+160
mV
From 10% to 90% of Input Voltage Range
−2.5
+2.5
% FSR
-40
+40
mV
From 900 mV to 1.1 V
−1.0
+1.0
% FSR
-16
+16
mV
Temperature Coeffient
65
ppm/°C
Common Mode Voltage Offset
-200
+200
mV
VS High Speed ADC
Equivalent
Sampling
fsw
kHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com