数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F107VC 数据表(PDF) 65 Page - STMicroelectronics

部件名 STM32F107VC
功能描述  Connectivity line, ARM-based 32-bit MCU with 64/256 KB Flash, USB OTG, Ethernet
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F107VC 数据表(HTML) 65 Page - STMicroelectronics

Back Button STM32F107VC Datasheet HTML 61Page - STMicroelectronics STM32F107VC Datasheet HTML 62Page - STMicroelectronics STM32F107VC Datasheet HTML 63Page - STMicroelectronics STM32F107VC Datasheet HTML 64Page - STMicroelectronics STM32F107VC Datasheet HTML 65Page - STMicroelectronics STM32F107VC Datasheet HTML 66Page - STMicroelectronics STM32F107VC Datasheet HTML 67Page - STMicroelectronics STM32F107VC Datasheet HTML 68Page - STMicroelectronics STM32F107VC Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 103 page
background image
STM32F105xx, STM32F107xx
Electrical characteristics
Doc ID 15274 Rev 6
65/104
I2S - SPI interface characteristics
Unless otherwise specified, the parameters given in Table 43 for SPI or in Table 44 for I2S
are derived from tests performed under the ambient temperature, fPCLKx frequency and VDD
supply voltage conditions summarized in Table 9.
Refer to Section 5.3.12: I/O current injection characteristics for more details on the
input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK,
SD for I2S).
Table 43.
SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
18
MHz
Slave mode
18
tr(SCK)
tf(SCK)
SPI clock rise and fall
time
Capacitive load: C = 30 pF
8
ns
DuCy(SCK)
SPI slave input clock
duty cycle
Slave mode
30
70
%
tsu(NSS)
NSS setup time
Slave mode
4 tPCLK
ns
th(NSS)
NSS hold time
Slave mode
2 tPCLK
tw(SCKH)
tw(SCKL)
SCK high and low time
Master mode, fPCLK = 36 MHz,
presc = 4
50
60
tsu(MI)
Data input setup time
Master mode
4
tsu(SI)
Slave mode
5
th(MI)
Data input hold time
Master mode
5
th(SI)
Slave mode
5
ta(SO)
Data output access
time
Slave mode, fPCLK = 20 MHz
3*tPCLK
tv(SO)
Data output valid time
Slave mode (after enable edge)
34
tv(MO)
Data output valid time
Master mode (after enable edge)
8
th(SO)
Data output hold time
Slave mode (after enable edge)
32
th(MO)
Master mode (after enable edge)
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com