INTEDG datasheet(379/478 Pages) MICROCHIP

379 / 478 page

 2010-2012 Microchip Technology Inc.

DS41414D-page 379

PIC16(L)F1946/47

29.2

Instruction Descriptions

ADDFSR

Add Literal to FSRn

Syntax:

[ label ] ADDFSR FSRn, k

Operands:

-32

 k  31

 [ 0, 1]

Operation:

FSR(n) + k

 FSR(n)

Status Affected:

None

Description:

The signed 6-bit literal ‘k’ is added to

the contents of the FSRnH:FSRnL

FSRn is limited to the range 0000h -

FFFFh. Moving beyond these bounds

will cause the FSR to wrap around.

ADDLW

Add literal and W

Syntax:

[ label ] ADDLW

Operands:

 k  255

Operation:

(W) + k

 (W)

Status Affected:

C, DC, Z

Description:

The contents of the W register are

added to the eight-bit literal ‘k’ and the

result is placed in the W register.

ADDWF

Add W and f

Syntax:

[ label ] ADDWF

f,d

Operands:

 f  127

0,1

Operation:

(W) + (f)

 (destination)

Status Affected:

C, DC, Z

Description:

Add the contents of the W register

with register ‘f’. If ‘d’ is ‘0’, the result is

stored in the W register. If ‘d’ is ‘1’, the

result is stored back in register ‘f’.

ADDWFC

ADD W and CARRY bit to f

Syntax:

[ label ] ADDWFC

f {,d}

Operands:

 f  127

[0,1]

Operation:

(W) + (f) + (C)

 dest

Status Affected:

C, DC, Z

Description:

Add W, the Carry flag and data mem-

ory location ‘f’. If ‘d’ is ‘0’, the result is

placed in W. If ‘d’ is ‘1’, the result is

placed in data memory location ‘f’.

ANDLW

AND literal with W

Syntax:

[ label ] ANDLW

Operands:

 k  255

Operation:

(W) .AND. (k)

 (W)

Status Affected:

Description:

The contents of W register are

AND’ed with the eight-bit literal ‘k’.

The result is placed in the W register.

ANDWF

AND W with f

Syntax:

[ label ] ANDWF

f,d

Operands:

 f  127

0,1

Operation:

(W) .AND. (f)

 (destination)

Status Affected:

Description:

AND the W register with register ‘f’. If

‘d’ is ‘0’, the result is stored in the W

back in register ‘f’.

ASRF

Arithmetic Right Shift

Syntax:

[ label ] ASRF

f {,d}

Operands:

 f  127

[0,1]

Operation:

(f<7>)

 dest<7>

(f<7:1>)

 dest<6:0>,

(f<0>)

 C,

Status Affected:

C, Z

Description:

The contents of register ‘f’ are shifted

one bit to the right through the Carry

flag. The MSb remains unchanged. If

‘d’ is ‘0’, the result is placed in W. If ‘d’

is ‘1’, the result is stored back in reg-

ister ‘f’.

INTEDG 数据表(PDF) 379 Page - Microchip Technology

INTEDG 数据表(HTML) 379 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

INTEDG 数据表(PDF) 379 Page - Microchip Technology

INTEDG 数据表(HTML) 379 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载