数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9954/PCBZ1 数据表(PDF) 9 Page - Analog Devices

部件名 AD9954/PCBZ1
功能描述  400 MSPS, 14-Bit, 1.8 V CMOS, Direct Digital Synthesizer
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9954/PCBZ1 数据表(HTML) 9 Page - Analog Devices

Back Button AD9954/PCBZ1 Datasheet HTML 5Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 6Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 7Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 8Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 9Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 10Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 11Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 12Page - Analog Devices AD9954/PCBZ1 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 40 page
background image
AD9954
Rev. B | Page 9 of 40
Pin No.
Mnemonic
I/O
Description
31
COMP_IN
I
Comparator Complementary Input.
35
PWRDWNCTL
I
Input Pin Used as an External Power-Down Control (see Table 9 for details).
36
RESET
I
Active High Hardware Reset Pin. Assertion of the RESET pin forces the AD9954 to the default
state, as described in the right-hand column of Table 12, which is the I/O port register map.
37
IOSYNC
I
Asynchronous Active High Reset of the Serial Port Controller. When high, the current I/O
operation is immediately terminated, enabling a new I/O operation to commence once
IOSYNC is returned low. If unused, ground this pin; do not allow this pin to float.
38
SDO
O
See Serial Interface Port Pin Description section for details.
39
CS
I
See Serial Interface Port Pin Description section for details.
40
SCLK
I
See Serial Interface Port Pin Description section for details.
41
SDIO
I/O
See Serial Interface Port Pin Description section for details.
43
DVDD_I/O
I
Digital Power Supply. This pin is for I/O cells only, 3.3 V.
44
SYNC_IN
I
Input Signal Used to Synchronize Multiple AD9954s. This input is connected to the SYNC_CLK
output of a master AD9954.
45
SYNC_CLK
O
Clock Output Pin that Serves as a Synchronizer for External Hardware.
46
OSK
I
Input Pin Used to Control the Direction of the Shaped On-Off Keying Function When Programmed
for Operation. OSK is synchronous to the SYNC_CLK pin. When OSK is disabled, this pin should
be tied to DGND.
47, 48
PS0, PS1
I
Input Pins Used to Select One of the Internal Phase/Frequency Profiles. PS1 and PS0 are
synchronous to the SYNC_CLK pin. Change on these pins triggers a transfer of the contents of
the chosen internal buffer memory to the I/O registers (sends an internal I/O UPDATE).
<49>
AGND
I
The Exposed Paddle on the Bottom of the Package. It is a ground connection for the DAC and
must be attached to AGND in any board layout.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com