AD9954SLASHPCBZ1 datasheet(21/40 Pages) AD

21 / 40 page

AD9954

Rev. B | Page 21 of 40

SYNCHRONIZATION—REGISTER UPDATES (I/O

UPDATE)

Functionality of the SYNC_CLK and I/O UPDATE

Data into the AD9954 is synchronous to the SYNC_CLK

signal (supplied externally to the user on the SYNC_CLK pin).

The I/O UPDATE pin is sampled on the rising edge of the

SYNC_CLK.

Internally, SYSCLK is fed to a divide-by-four frequency divider

to produce the SYNC_CLK signal. The SYNC_CLK signal is

made available to the system on the SYNC_CLK pin. This

enables synchronization of external hardware with the device’s

internal clocks. This is accomplished by providing the SYNC_CLK

signal as an output that external hardware can then use to

synchronize against.

The I/O update signal coupled with SYNC_CLK is used to

transfer internal buffer contents into the control registers. The

combination of the SYNC_CLK pin and the I/O UPDATE pin

provides the user with constant latency relative to SYSCLK and

ensures phase continuity of the analog output signal when a

new tuning word or phase offset value is asserted.

Figure 23 and Figure 24 demonstrate an I/O update timing

cycle and synchronization.

Synchronization logic notes include the following:

 The I/O update signal is edge detected to generate a single-

cycle clock signal that drives the register bank flops. The I/O

update signal has no constraints on duty cycle. The minimum

low time on I/O update is one SYNC_CLK clock cycle.

 The I/O UPDATE pin is set up and held around the rising

edge of SYNC_CLK. Setup and hold time specifications can

be found in Table 2.

SYSCLK

SDIO

SYNC_CLK

DISABLE

SCLK

TO CORE LOGIC

OSK

PS<1:0>

I/O UPDATE

÷4

SYNC_CLK

GATING

EDGE

DETECTION

LOGIC

MEMORY

I/O BUFFER

LATCHES

Figure 23. I/O Synchronization Block Diagram

SYNC_CLK

SYSCLK

DATA IN

REGISTERS

DATA IN

I/O BUFFERS

I/O UPDATE

THE DEVICE REGISTERS AN I/O UPDATE AT POINT A. THE DATA IS TRANSFERRED FROM

THE ASYNCHRONOUSLY LOADED I/O BUFFERS AT POINT B.

N – 1

N + 1

N + 2

Figure 24. I/O Synchronization Timing Diagram

AD9954/PCBZ1 数据表(PDF) 21 Page - Analog Devices

AD9954/PCBZ1 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表下载

链接网址

AD9954/PCBZ1 数据表(PDF) 21 Page - Analog Devices

AD9954/PCBZ1 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表 下载

链接网址

数据表下载