ADE7753ARSRL datasheet(53/60 Pages) AD

53 / 60 page

ADE7753

Rev. C | Page 53 of 60

Address

Name

R/W

No. Bits

Default

Type1

Description

0x12

WGAIN

R/W

0x0

Power Gain Adjust. This is a 12-bit register. The active power calculation can

be calibrated by writing to this register. The calibration range is ±50% of

the nominal full-scale active power. The resolution of the gain adjust is

0.0244%/LSB —see the Calibrating an Energy Meter Based on the ADE7753

section.

0x13

WDIV

R/W

0x0

Active Energy Divider Register. The internal active energy register is divided

by the value of this register before being stored in the AENERGY register.

0x14

CFNUM

R/W

0x3F

CF Frequency Divider Numerator Register. The output frequency on the CF

pin is adjusted by writing to this 12-bit read/write register—see the Energy-

to-Frequency Conversion section.

0x15

CFDEN

R/W

0x3F

CF Frequency Divider Denominator Register. The output frequency on the

CF pin is adjusted by writing to this 12-bit read/write register—see the

Energy-to-Frequency Conversion section.

0x16

IRMS

0x0

Channel 1 RMS Value (Current Channel).

0x17

VRMS

0x0

Channel 2 RMS Value (Voltage Channel).

0x18

IRMSOS

R/W

0x0

Channel 1 RMS Offset Correction Register.

0x19

VRMSOS

R/W

0x0

Channel 2 RMS Offset Correction Register.

0x1A

VAGAIN

R/W

0x0

Apparent Gain Register. Apparent power calculation can be calibrated by

writing to this register. The calibration range is 50% of the nominal full-

scale real power. The resolution of the gain adjust is 0.02444%/LSB.

0x1B

VADIV

R/W

0x0

Apparent Energy Divider Register. The internal apparent energy register is

divided by the value of this register before being stored in the VAENERGY

0x1C

LINECYC

R/W

0xFFFF

Line Cycle Energy Accumulation Mode Line-Cycle Register. This 16-bit

number of half line cycles for energy accumulation—see the Line Cycle

Energy Accumulation Mode section.

0x1D

ZXTOUT

R/W

0xFFF

Zero-Crossing Timeout. If no zero crossings are detected on Channel 2

within a time period specified by this 12-bit register, the interrupt request

line (IRQ) is activated—see the

section.

Zero-Crossing Detection

0x1E

SAGCYC

R/W

0xFF

Sag Line Cycle Register. This 8-bit register specifies the number of

consecutive line cycles the signal on Channel 2 must be below SAGLVL

before the SAG output is activated—see the Line Voltage Sag Detection

section.

0x1F

SAGLVL

R/W

0x0

Sag Voltage Level. An 8-bit write to this register determines at what peak

signal level on Channel 2 the SAG pin becomes active. The signal must

remain low for the number of cycles specified in the SAGCYC register

before the SAG pin is activated—see the

section.

Line Voltage Sag Detection

0x20

IPKLVL

R/W

0xFF

Channel 1 Peak Level Threshold (Current Channel). This register sets the

level of the current peak detection. If the Channel 1 input exceeds this

level, the PKI flag in the status register is set.

0x21

VPKLVL

R/W

0xFF

Channel 2 Peak Level Threshold (Voltage Channel). This register sets the

level of the voltage peak detection. If the Channel 2 input exceeds this

level, the PKV flag in the status register is set.

0x22

IPEAK

0x0

Channel 1 Peak Register. The maximum input value of the current channel

since the last read of the register is stored in this register.

0x23

RSTIPEAK

0x0

Same as Channel 1 Peak Register except that the register contents are reset

to 0 after read.

0x24

VPEAK

0x0

Channel 2 Peak Register. The maximum input value of the voltage channel

since the last read of the register is stored in this register.

0x25

RSTVPEAK

0x0

Same as Channel 2 Peak Register except that the register contents are reset

to 0 after a read.

0x26

TEMP

0x0

Temperature Register. This is an 8-bit register which contains the result of

the latest temperature conversion—see the Temperature Measurement

section.

ADE7753ARSRL 数据表(PDF) 53 Page - Analog Devices

ADE7753ARSRL 数据表(HTML) 53 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载

链接网址

ADE7753ARSRL 数据表(PDF) 53 Page - Analog Devices

ADE7753ARSRL 数据表(HTML) 53 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表 下载

链接网址

数据表下载