MCP795W21 datasheet(36/54 Pages) MICROCHIP

36 / 54 page

MCP795W1X/MCP795W2X

DS22280C-page 36

Preliminary

 2011-2012 Microchip Technology Inc.

9.1.10

DATA PROTECTION

The following protection has been implemented to

prevent inadvertent writes to the array:

• The write enable latch is reset on power-up

• A Write Enable instruction must be issued to set

the write enable latch

• After a byte write, page write, unique ID write, or

STATUS register write, the write enable latch is

reset

•CS must be set high after the proper number of

clock cycles to start an internal write cycle

• Access to the array during an internal EEPROM

write cycle is ignored and programming is

continued

• Block protect bits are ignored for UID writes

9.1.11

CLEAR WATCHDOG INSTRUCTION

The Clear Watchdog command resets the internal

Watchdog Timer.

FIGURE 9-7:

CLRWDT

9.1.12

CLEAR RAM INSTRUCTION

The Clear Ram instruction is a 2-byte command that

will reset the internal SRAM to the known value. Using

this command, all locations in the SRAM are set to 00h

and the data value contained in the second byte of the

command is ignored.

FIGURE 9-8:

CLRRAM

SCK

High-Impedance

SCK

234567

89 10 11 12 13 14 15

A7 6

1A0

Instruction

Data

High-Impedance

MCP795W21 数据表(PDF) 36 Page - Microchip Technology

MCP795W21 数据表(HTML) 36 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载