数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP795W21 数据表(PDF) 16 Page - Microchip Technology

部件名 MCP795W21
功能描述  3V SPI Real-Time Clock Calendar with Enhanced Features and Battery Switchover
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP795W21 数据表(HTML) 16 Page - Microchip Technology

Back Button MCP795W21 Datasheet HTML 12Page - Microchip Technology MCP795W21 Datasheet HTML 13Page - Microchip Technology MCP795W21 Datasheet HTML 14Page - Microchip Technology MCP795W21 Datasheet HTML 15Page - Microchip Technology MCP795W21 Datasheet HTML 16Page - Microchip Technology MCP795W21 Datasheet HTML 17Page - Microchip Technology MCP795W21 Datasheet HTML 18Page - Microchip Technology MCP795W21 Datasheet HTML 19Page - Microchip Technology MCP795W21 Datasheet HTML 20Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 54 page
background image
MCP795W1X/MCP795W2X
DS22280C-page 16
Preliminary
 2011-2012 Microchip Technology Inc.
REGISTER 5-11:
WATCHDOG 0X0A
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
WDTEN
WDTIF
WDDEL
WDTPLS
WD3
WD2
WD1
WD0
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
bit 7
WDTEN: Watchdog Timer Enable bit
This bit is a read/write bit that is set by the user and can be cleared by the user of the hardware. This
bit is set to enable the WDT function and cleared to disable the function. This bit is cleared by the
hardware when the VCC supply is not present, it is not set again when VCC is present.
bit 6
WDTIF: Watchdog Timer Interrupt Flag bit
This bit is a read/write bit that is set in hardware when the WDT times out and the WD pin is asserted.
This bit must be cleared in software to restart the WDT.
bit 5
WDDEL: Watchdog Timer Delay bit
This bit is a read/write bit and is set to enable a 64-second delay before the WDT starts to count. If
this bit is set and the WDTIF bit is cleared then there will be a 64 second delay before the WDT starts
to count. This bit should be set before the WDTEN bit is set.
bit 4
WDTPLS: Watchdog Timer Reset Pulse Width bit
A read/write bit that is used to select the pulse width on the WD pin when the WDT times out.
- 0 – 122 us Pulse
- 1 – 125 ms Pulse
bit 3-0
WD<3:0>: Watchdog Timer Configuration bits
Read/write bits that are used to set the WDT time-out period as below (all times are based off the
uncalibrated crystal reference). Bit 3 should be cleared and is reserved for future use:
- 000 – 977 us
- 001 – 15.6 ms
- 010 – 62.5 ms
- 011 – 125 ms
- 100 – 1s
- 101 – 16s
- 110 – 32s
- 111 – 64s
Note 1:
Please see Section 9.1.3, Watchdog Timer for more information.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com