 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
OMAP3530ECBBA 数据表(PDF) 221 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
OMAP3530ECBBA 数据表(HTML) 221 Page - Texas Instruments |
|
|
221 / 264 page  mmx_txen_n mmx_txdat mmx_txse0 FSUT21 FSUT19 FSUT20 FSUT17 FSUT17 FSUT18 FSUT18 FSUT22 FSUT23 Transmit Receive 030-085 6.6.4 Multiport High-Speed Universal Serial Bus (USB) Timing OMAP3530/25 Applications Processor www.ti.com SPRS507F – FEBRUARY 2008 – REVISED OCTOBER 2009 Table 6-92. Low-/Full-Speed USB Timing Conditions – Bidirectional TLL 3-pin Mode (continued) TIMING CONDITION PARAMETER VALUE UNIT Output Conditions CLOAD Output load capacitance 15 pF Table 6-93. Low-/Full-Speed USB Timing Requirements – Bidirectional TLL 3-pin Mode NO. PARAMETER 1.15 V 1.0 V UNIT MIN MAX MIN MAX FSUT17 td(DAT,SE0) Time duration, mmx_txdat and mmx_txse0 low 14 14 ns together during transition FSUT18 td(DAT,SE0) Time duration, mmx_tsdat and mmx_txse0 high 8 8 ns together during transition Table 6-94. Low-/Full-Speed USB Switching Characteristics – Bidirectional TLL 3-pin Mode NO. PARAMETER 1.15 V 1.0 V UNIT MIN MAX MIN MAX FSUT19 td(TXENH-DATV) Delay time, mmx_txen_n high to mmx_txdat valid 81.8 84.8 81.8 84.8 ns FSUT20 td(TXENH-SE0V) Delay time, mmx_txen_n high to mmx_txse0 valid 81.8 84.8 81.8 84.8 ns FSUT21 ts(DAT-SE0) Skew between mmx_txdat and mmx_txse0 1.5 1.5 ns transition FSUT22 td(DATI-TXENL) Delay time, mmx_txdat invalid mmx_txen_n low 81.8 81.8 ns FSUT23 td(SE0I-TXENL) Delay time, mmx_txse0 invalid mmx_txen_n low 81.8 81.8 ns tR(dat) Rise time, mmx_txdat 4 4 ns tF(dat) Fall time, mmx_txdat 4 4 ns tR(se0) Rise time, mmx_txse0 4 4 ns tF(se0) Fall time, mmx_txse0 4 4 ns tR(do) Rise time, mmx_txse0 4 4 ns tF(do) Fall time, mmx_txse0 4 4 ns In mmx, x is equal to 0, 1, or 2. Figure 6-48. Low-/Full-Speed USB – Bidirectional TLL 3-pin Mode In addition to the full-speed USB controller, a high-speed (HS) USB OTG controller is instantiated inside OMAP3530/25. It allows high-speed transactions (up to 480 Mbit/s) on the USB ports 0, 1, 2, and 3. • Port 0: – 12-bit slave mode (SDR) • Port 1 and port 2: – 12-bit master mode (SDR) – 12-bit TLL master mode (SDR) Submit Documentation Feedback TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS 221 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
