| 数据搜索系统,热门电子元器件搜索 |
|
AD7980BCPZ-R2 数据表(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7980BCPZ-R2 数据表(HTML) 18 Page - Analog Devices |
|
18 / 28 page ![]() AD7980 Data Sheet Rev. C | Page 18 of 28 CS MODE 3-WIRE WITH BUSY INDICATOR This mode is usually used when a single AD7980 is connected to an SPI-compatible digital host having an interrupt input. The connection diagram is shown in Figure 33, and the corresponding timing is given in Figure 34. With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the CS mode, and forces SDO to high impedance. SDO is maintained in high impedance until the completion of the conversion irrespective of the state of CNV. Prior to the minimum conversion time, CNV can be used to select other SPI devices, such as analog multiplexers, but CNV must be returned low before the minimum conversion time elapses and then held low for the maximum conversion time to guarantee the generation of the busy signal indicator. When the conversion is complete, SDO goes from high impedance to low. With a pull-up on the SDO line, this transition can be used as an interrupt signal to initiate the data reading controlled by the digital host. The AD7980 then enters the acquisition phase and powers down. The data bits are clocked out, MSB first, by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate provided it has an acceptable hold time. After the optional 17th SCK falling edge or when CNV goes high, whichever is earlier, SDO returns to high impedance. If multiple AD7980s are selected at the same time, the SDO output pin handles this contention without damage or induced latch-up. Meanwhile, it is recommended to keep this contention as short as possible to limit extra power dissipation. AD7980 SDO SDI DATA IN IRQ DIGITAL HOST CONVERT CLK VIO VIO 47kΩ CNV SCK Figure 33. 3-Wire CS Mode with Busy Indicator Connection Diagram (SDI High) tCONV tCNVH tCYC AQUISITION AQUISITION tACQ tSCK tSCKH tSCKL CONVERSION SCK CNV SDI = 1 SDO D15 D14 D1 D0 tHSDO 1 2 3 15 16 17 tDSDO tDIS Figure 34. 3-Wire CS Mode with Busy Indicator Serial Interface Timing (SDI High) |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |