数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STA335W 数据表(PDF) 28 Page - STMicroelectronics

部件名 STA335W
功能描述  2.0-channel high-efficiency digital audio system
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STA335W 数据表(HTML) 28 Page - STMicroelectronics

Back Button STA335W Datasheet HTML 24Page - STMicroelectronics STA335W Datasheet HTML 25Page - STMicroelectronics STA335W Datasheet HTML 26Page - STMicroelectronics STA335W Datasheet HTML 27Page - STMicroelectronics STA335W Datasheet HTML 28Page - STMicroelectronics STA335W Datasheet HTML 29Page - STMicroelectronics STA335W Datasheet HTML 30Page - STMicroelectronics STA335W Datasheet HTML 31Page - STMicroelectronics STA335W Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 43 page
background image
Register description
STA335W
28/43
5.6.1
Invalid input detect mute enable
Setting the IDE bit enables this function, which looks at the input I2S data and automatically
mutes if the signals are perceived as invalid.
5.6.2
Binary output mode clock loss detection
Detects loss of input MCLK in binary mode and will output 50% duty cycle.
5.6.3
LRCK double trigger protection
Actively prevents double trigger of LRCLK.
5.6.4
Auto EAPD on clock loss
When active, issues a power device power down signal (EAPD) on clock loss detection.
5.6.5
IC power down
The PWDN register is used to place the IC in a low-power state. When PWDN is written
as 0, the output begins a soft-mute. After the mute condition is reached, EAPD is asserted
to power down the power-stage, then the master clock to all internal hardware expect the
I2C block is gated. This places the IC in a very low power consumption state.
Table 37.
Invalid input detect mute enable
Bit
R/W
RST
Name
Description
2R/W
1
IDE
Setting of 1 enables the automatic invalid input
detect mute
Table 38.
Binary output mode clock loss detection
Bit
R/W
RST
Name
Description
3
R/W
1
BCLE
Binary output mode clock loss detection enable
Table 39.
LRCK double trigger protection
Bit
R/W
RST
Name
Description
4
R/W
1
LDTE
LRCLK double trigger protection enable
Table 40.
Auto EAPD on clock loss
Bit
R/W
RST
Name
Description
5
R/W
0
ECLE
Auto EAPD on clock loss
Table 41.
IC power down
Bit
R/W
RST
Name
Description
6R/W
1
PWDN
0: IC power down low-power condition
1: IC normal operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com