STA335W datasheet(29/43 Pages) STMICROELECTRONICS

29 / 43 page

STA335W

29/43

5.6.6

Amplifier power down

The EAPD register directly disables/enables the internal power circuitry.

When EAPD = 0, the internal power section is placed on a low-power state (disabled).

5.7

Volume control registers (addr 0x06 - 0x0A)

5.7.1

Mute/line output configuration register

Line output is only active when OCFG = 00. In this case LOC determines the line output

configuration. The source of the line output is always the channel 1 and 2 inputs.

5.7.2

Master volume register

5.7.3

Channel 1 volume

5.7.4

Channel 2 volume

Table 42.

External amplifier power down

Bit

R/W

RST

Name

Description

R/W

EAPD

0: Power stage power down active

1: Normal operation

LOC1

LOC0

Reserved

C3M

C2M

C1M

MMUTE

Table 43.

Line output configuration

LOC[1:0]

Line output configuration

Line output fixed - no volume, no EQ

Line output variable - CH3 volume effects line output, no EQ

Line output variable with EQ - CH3 volume effects line output

MV7

MV6

MV5

MV4

MV3

MV2

MV1

MV0

C1V7

C1V6

C1V5

C1V4

C1V3

C1V2

C1V1

C1V0

C2V7

C2V6

C2V5

C2V4

C2V3

C2V2

C2V1

C2V0

STA335W 数据表(PDF) 29 Page - STMicroelectronics

STA335W 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载