数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8314ECVRAGDA 数据表(PDF) 56 Page - Freescale Semiconductor, Inc

部件名 MPC8314ECVRAGDA
功能描述  PowerQUICC II Pro Processor Hardware Specifications
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8314ECVRAGDA 数据表(HTML) 56 Page - Freescale Semiconductor, Inc

Back Button MPC8314ECVRAGDA Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC8314ECVRAGDA Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC8314ECVRAGDA Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC8314ECVRAGDA Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC8314ECVRAGDA Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8314ECVRAGDA Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8314ECVRAGDA Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8314ECVRAGDA Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC8314ECVRAGDA Datasheet HTML 60Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 101 page
background image
MPC8314E PowerQUICC II Pro Processor Hardware Specifications, Rev. 2
56
Freescale Semiconductor
High-Speed Serial Interfaces (HSSI)
assumes that the LVPECL clock driver’s output impedance is 50
R1 is used to DC-bias the LVPECL
outputs prior to AC-coupling. Its value could be ranged from 140
to 240depending on clock driver
vendor’s requirement. R2 is used together with the SerDes reference clock receiver’s 50-
 termination
resistor to attenuate the LVPECL output’s differential peak level such that it meets the MPC8315E SerDes
reference clock’s differential input amplitude requirement (between 200mV and 800mV differential peak).
For example, if the LVPECL output’s differential peak is 900mV and the desired SerDes reference clock
input amplitude is selected as 600mV, the attenuation factor is 0.67, which requires R2 = 25
Please
consult clock driver chip manufacturer to verify whether this connection scheme is compatible with a
particular clock driver chip.
Figure 44. AC-Coupled Differential Connection with LVPECL Clock Driver (Reference Only)
This figure shows the SerDes reference clock connection reference circuits for a single-ended clock driver.
It assumes the DC levels of the clock driver are compatible with MPC8315E SerDes reference clock
input’s DC requirement.
Figure 45. Single-Ended Connection (Reference Only)
50
50
SD_REF_CLK
SD_REF_CLK
Clock Driver
100
differential PWB trace
SerDes Refer.
CLK Receiver
Clock Driver
CLK_Out
CLK_Out
LVPECL CLK
Driver Chip
R2
R2
R1
MPC8315E
R1
10 nF
10 nF
50
50
SD_REF_CLK
SD_REF_CLK
100
differential PWB trace
SerDes Refer.
CLK Receiver
Clock Driver
CLK_Out
Single-Ended
CLK Driver Chip
MPC8315E
33
Total 50
Assume clock driver’s
output impedance is about 16

50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com