数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCR03EZPFX4021 数据表(PDF) 17 Page - International Rectifier

部件名 MCR03EZPFX4021
功能描述  HIGHLY EFFICIENT INTEGRATED 4A, SYNCHRONOUS BUCK REGULATOR
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  IRF [International Rectifier]
网页  http://www.irf.com
标志 IRF - International Rectifier

MCR03EZPFX4021 数据表(HTML) 17 Page - International Rectifier

Back Button MCR03EZPFX4021 Datasheet HTML 13Page - International Rectifier MCR03EZPFX4021 Datasheet HTML 14Page - International Rectifier MCR03EZPFX4021 Datasheet HTML 15Page - International Rectifier MCR03EZPFX4021 Datasheet HTML 16Page - International Rectifier MCR03EZPFX4021 Datasheet HTML 17Page - International Rectifier MCR03EZPFX4021 Datasheet HTML 18Page - International Rectifier MCR03EZPFX4021 Datasheet HTML 19Page - International Rectifier MCR03EZPFX4021 Datasheet HTML 20Page - International Rectifier MCR03EZPFX4021 Datasheet HTML 21Page - International Rectifier Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 35 page
background image
Rev 4.0
17
PD-97516
IR3853MPbF
TIMING DIAGRAM OF Over Voltage Protection
Fig.10 IR3853 Over Voltage Timing Diagram
External Synchronization
The IR3853 incorporates an internal circuit which
enables synchronization of the internal oscillator
(using rising edge) to an external clock. An
external resistor from Rt pin to Gnd is still
required to set the free-running frequency close
to the Sync input frequency. This function is
important to avoid sub-harmonic oscillations due
to beat frequency for embedded systems when
multiple POL (point of load) regulators are used.
The synchronization clock can be applied during
IR3853 normal operation or before IR3853 start-
up. In any case, IR3853 will perform with the
external after the end of the PreBias cycle.
Applying the external signal to the Sync input
changes the effective value of the ramp signal
(Vramp/Vosc).
Therefore, since the ramp amplitude takes part in
calculating the loop-gain and bandwidth of the
regulator, it is recommended not to use a Sync
frequency which is much higher than the free-
running frequency. In addition, the effective value
of the ramp signal, given by equation (5), should
be used when the compensator is designed for
the regulator.
The pulse width of the external clock, which is
applied to the sync, should be greater than 100ns
and its high level should be greater than 2V,
while its lower level is less than 0.6V. If this pin is
left floating, the IC will run with the free running
frequency set by the resistor Rt.
....
..........
..........
f
f
.
V
Sync
Run
_
Free
)
eff
(
osc
(5)
8
1
×
=
Equation (5) shows that the effective amplitude
of the ramp (V
osc(eff)) is reduced after the external
Sync signal is applied. More difference between
the frequency of the Sync (f
Sync) and the free-
running frequency (f
Free_Run)
results in more
change in the effective amplitude of the ramp
signal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com