数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADRF6702ACPZ-R7 数据表(PDF) 24 Page - Analog Devices

部件名 ADRF6702ACPZ-R7
功能描述  1200 MHz to 2400 MHz Quadrature Modulator
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADRF6702ACPZ-R7 数据表(HTML) 24 Page - Analog Devices

Back Button ADRF6702ACPZ-R7 Datasheet HTML 20Page - Analog Devices ADRF6702ACPZ-R7 Datasheet HTML 21Page - Analog Devices ADRF6702ACPZ-R7 Datasheet HTML 22Page - Analog Devices ADRF6702ACPZ-R7 Datasheet HTML 23Page - Analog Devices ADRF6702ACPZ-R7 Datasheet HTML 24Page - Analog Devices ADRF6702ACPZ-R7 Datasheet HTML 25Page - Analog Devices ADRF6702ACPZ-R7 Datasheet HTML 26Page - Analog Devices ADRF6702ACPZ-R7 Datasheet HTML 27Page - Analog Devices ADRF6702ACPZ-R7 Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 36 page
background image
ADRF6702
Data Sheet
Rev. B | Page 24 of 36
REGISTER 4—PLL CHARGE PUMP, PFD, AND
REFERENCE PATH CONTROL (DEFAULT:
0x0AA7E4)
With Register 4, Bits[2:0] set to 100, the on-chip charge pump,
PFD, and reference path control register is programmed as
shown in Figure 45.
CP Current
The nominal charge pump current can be set to 250 μA, 500 μA,
750 μA, or 1000 μA using DB10 and DB11 of Register 4 and by
setting DB18 to 0 (CP reference source).
In this mode, no external RSET is required. If DB18 is set to 1,
the four nominal charge pump currents (INOMINAL) can be
externally tweaked according to the following equation:
Ω
⎟⎟
⎜⎜
×
=
8
.
37
4
.
217
NOMINAL
CP
SET
I
I
R
(3)
where ICP is the base charge pump current in microamps.
The PFD phase offset multiplier (θPFD,OFS), which is set by
Bits[16:12] of Register 4, causes the PLL to lock with a
nominally fixed phase offset between the PFD reference signal
and the divided-down VCO signal. This phase offset is used
to linearize the PFD-to-CP transfer function and can improve
fractional spurs. The magnitude of the phase offset is deter-
mined by the following equation:
MULT
CP
OFS
PFD
I
,
,
5
.
22
(deg)
θ
=
ΔΦ
(4)
The default value of the phase offset multiplier (10 × 22.5°)
should be set to a recommended value of 6 × 22.5°.
This phase offset can be either positive or negative depending
on the value of DB17 in Register 4.
The reference frequency applied to the PFD can be manipulated
using the internal reference path source. The external reference
frequency applied can be internally scaled in frequency by 2×,
1×, 0.5×, or 0.25×. This allows a broader range of reference
frequency selections while keeping the reference frequency
applied to the PFD within an acceptable range.
The device also has a MUXOUT pin that can be programmed
to output a selection of several internal signals. The default
mode is to provide a lock-detect output to allow the user to
verify when the PLL has locked to the target frequency. In
addition, several other internal signals can be passed to the
MUXOUT pin as described in Figure 35.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com