ADSP-21486KSWZ-2AB datasheet(44/68 Pages) AD

44 / 68 page

Rev. B

Page 44 of 68

March 2013

ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

Sample Rate Converter—Serial Output Port

For the serial output port, the frame sync is an input, and it

should meet setup and hold times with regard to SCLK on the

output port. The serial data output has a hold time and delay

specification with regard to serial clock. Note that serial clock

rising edge is the sampling edge, and the falling edge is the

drive edge.

Table 42. ASRC, Serial Output Port

Parameter

Min

Max

Unit

Timing Requirements

tSRCSFS

Frame Sync Setup Before Serial Clock Rising Edge

tSRCHFS

Frame Sync Hold After Serial Clock Rising Edge

5.5

tSRCCLKW

Clock Width

(tPCLK × 4) ÷ 2 – 1

tSRCCLK

Clock Period

tPCLK × 4

Switching Characteristics

tSRCTDD

Transmit Data Delay After Serial Clock Falling Edge

9.9

tSRCTDH

Transmit Data Hold After Serial Clock Falling Edge

1 The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG’s input

can be either CLKIN or any of the DAI pins.

Figure 28. ASRC Serial Output Port Timing

DAI_P20–1

(SCLK)

SAMPLE EDGE

DAI_P20–1

(FS)

DAI_P20–1

(SDATA)

tSRCCLK

tSRCCLKW

tSRCSFS

tSRCHFS

tSRCTDD

tSRCTDH

ADSP-21486KSWZ-2AB 数据表(PDF) 44 Page - Analog Devices

ADSP-21486KSWZ-2AB 数据表(HTML) 44 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表下载

链接网址

ADSP-21486KSWZ-2AB 数据表(PDF) 44 Page - Analog Devices

ADSP-21486KSWZ-2AB 数据表(HTML) 44 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

数据表 下载

链接网址

数据表下载