| 数据搜索系统,热门电子元器件搜索 |
|
3.3-VLVCMOS 数据表(PDF) 27 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
3.3-VLVCMOS 数据表(HTML) 27 Page - Altera Corporation |
|
27 / 34 page ![]() Chapter 1: Cyclone III Device Datasheet 1–27 Glossary July 2012 Altera Corporation Cyclone III Device Handbook Volume 2 f The Excel-based I/O Timing spreadsheet is downloadable from Cyclone III Devices Literature website. Glossary Table 1–39 lists the glossary for this chapter. Table 1–39. Glossary (Part 1 of 5) Letter Term Definitions A —— B —— C —— D —— E —— F fHSCLK HIGH-SPEED I/O Block: High-speed receiver/transmitter input and output clock frequency. G GCLK Input pin directly to Global Clock network. GCLK PLL Input pin to Global Clock network through PLL. H HSIODR HIGH-SPEED I/O Block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI). I Input Waveforms for the SSTL Differential I/O Standard J JTAG Waveform K —— L —— M —— V IL V REF V IH VSWING TDO TCK tJPZX t JPCO t JSCO t JSXZ tJPH tJSH t JPXZ tJCP tJPSU_TMS t JCL tJCH TDI TMS Signal to be Captured Signal to be Driven tJPSU_TDI tJSZX tJSSU |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |