数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD7453BRT-R2 数据表(PDF) 7 Page - Analog Devices

部件名 AD7453BRT-R2
功能描述  Pseudo Differential, 555 kSPS 12-Bit ADC in an 8-Lead SOT-23
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD7453BRT-R2 数据表(HTML) 7 Page - Analog Devices

Back Button AD7453BRT-R2 Datasheet HTML 3Page - Analog Devices AD7453BRT-R2 Datasheet HTML 4Page - Analog Devices AD7453BRT-R2 Datasheet HTML 5Page - Analog Devices AD7453BRT-R2 Datasheet HTML 6Page - Analog Devices AD7453BRT-R2 Datasheet HTML 7Page - Analog Devices AD7453BRT-R2 Datasheet HTML 8Page - Analog Devices AD7453BRT-R2 Datasheet HTML 9Page - Analog Devices AD7453BRT-R2 Datasheet HTML 10Page - Analog Devices AD7453BRT-R2 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 20 page
background image
AD7453
Rev. B | Page 7 of 20
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
VDD 1
SCLK
2
SDATA
3
CS
4
VREF
VIN+
VIN–
GND
8
7
6
5
AD7453
TOP VIEW
(Not to Scale)
Figure 4. Pin Function Descriptions
Table 4. Pin Function Descriptions
Mnemonic
Function
VREF
Reference Input for the AD7453. An external reference in the range 100 mV to VDD must be applied to this input. The specified
reference input is 2.5 V. This pin should be decoupled to GND with a capacitor of at least 0.1 µF.
VIN+
Noninverting Analog Input.
VIN–
Inverting Input. This pin sets the ground reference point for the VIN+ input. Connect to ground or to a dc offset to provide a
pseudo ground.
GND
Analog Ground. Ground reference point for all circuitry on the AD7453. All analog input signals and any external reference
signal should be referred to this GND voltage.
CS
Chip Select. Active low logic input. This input provides the dual function of initiating a conversion on the AD7453 and
framing the serial data transfer.
SDATA
Serial Data. Logic output. The conversion result from the AD7453 is provided on this output as a serial data stream. The bits
are clocked out on the falling edge of the SCLK input. The data stream of the AD7453 consists of four leading zeros followed
by the 12 bits of conversion data that are provided MSB first. The output coding is straight (natural) binary.
SCLK
Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the
clock source for the conversion process.
VDD
Power Supply Input. VDD is 2.7 V to 5.25 V. This supply should be decoupled to GND with a 0.1 µF capacitor and a 10 µF
tantalum capacitor.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com