DSPIC30F2011AT-30ESLASHPF datasheet(69/228 Pages) MICROCHIP

69 / 228 page

DS70117F-page 67

dsPIC30F6011/6012/6013/6014

8.3

Input Change Notification Module

The input change notification module provides the

dsPIC30F devices the ability to generate interrupt

requests to the processor, in response to a change of

state on selected input pins. This module is capable of

detecting input change of states even in Sleep mode,

when the clocks are disabled. There are up to 24 exter-

nal signals (CN0 through CN23) that may be selected

(enabled) for generating an interrupt request on a

change of state.

TABLE 8-10:

INPUT CHANGE NOTIFICATION REGISTER MAP FOR dsPIC30F6011/6012 (BITS 15-8)

TABLE 8-11:

INPUT CHANGE NOTIFICATION REGISTER MAP FOR dsPIC30F6011/6012 (BITS 7-0)

TABLE 8-12:

INPUT CHANGE NOTIFICATION REGISTER MAP FOR dsPIC30F6013/6014 (BITS 15-8)

TABLE 8-13:

INPUT CHANGE NOTIFICATION REGISTER MAP FOR dsPIC30F6013/6014 (BITS 7-0)

SFR

Name

Addr.

Bit 15

Bit 14

Bit 13

Bit 12

Bit 11

Bit 10

Bit 9

Bit 8

Reset State

CNEN1

00C0

CN15IE

CN14IE

CN13IE

CN12IE

CN11IE

CN10IE

CN9IE

CN8IE

0000 0000 0000 0000

CNEN2

00C2

—

0000 0000 0000 0000

CNPU1

00C4

CN15PUE

CN14PUE

CN13PUE

CN12PUE

CN11PUE CN10PUE

CN9PUE

CN8PUE

0000 0000 0000 0000

CNPU2

00C6

—

0000 0000 0000 0000

Note:

Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.

SFR

Name

Addr.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reset State

CNEN1

00C0

CN7IE

CN6IE

CN5IE

CN4IE

CN3IE

CN2IE

CN1IE

CN0IE

0000 0000 0000 0000

CNEN2

00C2

—

CN18IE

CN17IE

CN16IE

0000 0000 0000 0000

CNPU1

00C4

CN7PUE

CN6PUE

CN5PUE

CN4PUE

CN3PUE

CN2PUE

CN1PUE

CN0PUE

0000 0000 0000 0000

CNPU2

00C6

—

CN18PUE CN17PUE

CN16PUE

0000 0000 0000 0000

Note:

Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.

SFR

Name

Addr.

Bit 15

Bit 14

Bit 13

Bit 12

Bit 11

Bit 10

Bit 9

Bit 8

Reset State

CNEN1

00C0

CN15IE

CN14IE

CN13IE

CN12IE

CN11IE

CN10IE

CN9IE

CN8IE

0000 0000 0000 0000

CNEN2

00C2

—

0000 0000 0000 0000

CNPU1

00C4

CN15PUE

CN14PUE

CN13PUE

CN12PUE

CN11PUE CN10PUE

CN9PUE

CN8PUE

0000 0000 0000 0000

CNPU2

00C6

—

0000 0000 0000 0000

Note:

Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.

SFR

Name

Addr.

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Reset State

CNEN1

00C0

CN7IE

CN6IE

CN5IE

CN4IE

CN3IE

CN2IE

CN1IE

CN0IE

0000 0000 0000 0000

CNEN2

00C2

CN23IE

CN22IE

CN21IE

CN20IE

CN19IE

CN18IE

CN17IE

CN16IE

0000 0000 0000 0000

CNPU1

00C4

CN7PUE

CN6PUE

CN5PUE

CN4PUE

CN3PUE

CN2PUE

CN1PUE

CN0PUE

0000 0000 0000 0000

CNPU2

00C6

CN23PUE CN22PUE CN21PUE CN20PUE CN19PUE CN18PUE CN17PUE

CN16PUE

0000 0000 0000 0000

Note:

Refer to “dsPIC30F Family Reference Manual” (DS70046) for descriptions of register bit fields.

DSPIC30F2011AT-30E/PF 数据表(PDF) 69 Page - Microchip Technology

DSPIC30F2011AT-30E/PF 数据表(HTML) 69 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

DSPIC30F2011AT-30E/PF 数据表(PDF) 69 Page - Microchip Technology

DSPIC30F2011AT-30E/PF 数据表(HTML) 69 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载