数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

COMBOSOLAR 数据表(PDF) 35 Page - Texas Instruments

部件名 COMBOSOLAR
功能描述  Powerline Communications Analog Front-End
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

COMBOSOLAR 数据表(HTML) 35 Page - Texas Instruments

Back Button COMBOSOLAR Datasheet HTML 31Page - Texas Instruments COMBOSOLAR Datasheet HTML 32Page - Texas Instruments COMBOSOLAR Datasheet HTML 33Page - Texas Instruments COMBOSOLAR Datasheet HTML 34Page - Texas Instruments COMBOSOLAR Datasheet HTML 35Page - Texas Instruments COMBOSOLAR Datasheet HTML 36Page - Texas Instruments COMBOSOLAR Datasheet HTML 37Page - Texas Instruments COMBOSOLAR Datasheet HTML 38Page - Texas Instruments COMBOSOLAR Datasheet HTML 39Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 57 page
background image
AFE031
www.ti.com
SBOS531D – AUGUST 2010 – REVISED MAY 2012
SERIAL INTERFACE
The AFE031 is controlled through a serial interface that allows read/write access to the control and data
registers. A host SPI frame consists of a R/W bit, a 6-bit register address, and eight data bits. Data are shifted
out on the falling edge of SCLK and latched on the rising edge of SCLK. Refer to the Timing Diagrams for a valid
host SPI communications protocol. Table 7 through Table 16 show the complete register information.
Table 7. Data Register
REGISTER
ADDRESS
DEFAULT
FUNCTION
ENABLE1
0x01
0x00
Block enable or disable
GAIN SELECT
0x02
0x32
Rx and Tx gain select
ENABLE2
0x03
0x00
Block enable or disable
CONTROL1
0x04
0x00
Frequency select and calibration, Tx and Rx status
CONTROL2
0x05
0x01
Interrupt enable
RESET
0x09
0x00
Interrupt status and device reset
DIE_ID
0x0A
0x00
Die name
REVISION
0x0B
0x02
Die revision
Table 8. Command Register
LOCATION
BIT NAME
(15 = MSB)
R/W
FUNCTION
ADDR8
8
W
Register address bit
ADDR9
9
W
Register address bit
ADDR10
10
W
Register address bit
ADDR11
11
W
Register address bit
ADDR12
12
W
Register address bit
ADDR13
13
W
Register address bit
ADDR14
14
W
Register address bit
R/W
15
W
Read/write: read = 1, write = 0
Table 9. Enable1 Register: Address 0x01
Default: 0x00
Enable1 Register <7:0>
LOCATION
BIT NAME
(0 = LSB)
DEFAULT
R/W
FUNCTION
This bit is used to enable/disable the PA Block.
PA
0
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the Tx Block.
TX
1
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the Rx Block.
RX
2
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the ERx Block.
ERX
3
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the ETx Block.
ETX
4
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the DAC Block.
DAC
5
0
R/W
0 = DAC disabled; switch is connected to Tx_PGA_IN pin.
1 = DAC enabled; switch is connected to DAC output.
--
6
0
--
Reserved
--
7
0
--
Reserved
Copyright © 2010–2012, Texas Instruments Incorporated
35
Product Folder Link(s): AFE031



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com