数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C960KCW 数据表(PDF) 49 Page - Advanced Micro Devices

部件名 AM79C960KCW
功能描述  PCnetTM-ISA Single-Chip Ethernet Controller
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C960KCW 数据表(HTML) 49 Page - Advanced Micro Devices

Back Button AM79C960KCW Datasheet HTML 45Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 46Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 47Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 48Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 49Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 50Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 51Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 52Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 53Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 127 page
background image
P R E L I M I N A R Y
AMD
1-391
Am79C960
capability is desirable since two 8-bit accesses take the
same amount of time as four 16-bit accesses.
All accesses to 8-bit resources (which do not return
MEMCS16 or IOCS16) use SD0-7. If an odd byte is ac-
cessed, the Current Master swap buffer turns on. During
an odd byte read the swap buffer copies the data from
SD0-7 to the high byte. During an odd byte write the Cur-
rent Master swap buffer copies the data from the high
byte to SD0-7. The PCnet-ISA controller can be config-
ured to be an 8-bit I/O resource even in a 16-bit system;
this is accomplished by disconnecting
IOCS16 from the
ISA bus and tying
IOCS16 to ground. It is recommended
that the PCnet-ISA controller be hardware configured
for 8-bit only I/O bus cycles for maximum compatibility
with PC/AT clone motherboards.
When the PCnet-ISA controller is in an 8-bit system
such as a PC/XT,
SBHE and IOCS16 must be left un-
connected (these signals do not exist in the PC/XT).
This will force ALL resources (I/O and memory) to sup-
port only 8-bit bus cycles. The PCnet-ISA controller will
function in an 8-bit system only if configured for Shared
Memory Mode.
Accesses to 16-bit resources (which do return
MEMCS16 or IOCS16) use either or both SD0-7 and
SD8-15. A word access is indicated by A0=0 and
SBHE=0 and data is transferred on all 16 data lines. An
even byte access is indicated by A0=0 and
SBHE=1 and
data is transferred on SD0-7. An odd-byte access is indi-
cated by A0=1 and
SBHE=0 and data is transferred on
SD8-15. It is illegal to have A0=1 and
SBHE=1 in any
bus cycle. The PCnet-ISA controller returns only
IOCS16; MEMCS16 must be generated by external
hardware if desired. The use of
MEMCS16 applies only
to Shared Memory Mode.
The following table describes all possible types of ISA
bus accesses, including Permanent Master as Current
Master and PCnet-ISA controller as Current Master.
The PCnet-ISA controller will not work with 8-bit mem-
ory while it is Current Master. Any descriptions of 8-bit
memory accesses are for when the Permanent Master
is Current Master.
The two byte columns (D0-7 and D8-15) indicate
whether the bus master or slave is driving the byte.
CS16 is a shorthand for MEMCS16 and IOCS16.
Bus Master Mode
The PCnet-ISA controller can be configured as a Bus
Master only in systems that support bus mastering. In
addition, the system is assumed to support 16-bit
memory (DMA) cycles (the PCnet-ISA controler does
not use the MEMCS16 signal on the ISA bus). This does
not preclude the PCnet-ISA controller from doing 8-bit
I/O transfers. The PCnet-ISA controller will not function
as a bus master in 8-bit platforms such as the PC/XT.
Table: ISA Bus Accesses
R/W
A0
SBHE
CS16
D0-7
D8-15
Comments
RD
0
1
x
Slave
Float
Low byte RD
RD
1
0
1
Slave
Float*
High byte RD with swap
RD
0
0
1
Slave
Float
16-Bit RD converted to
low byte RD
RD
1
0
0
Float
Slave
High byte RD
RD
0
0
0
Slave
Slave
16-Bit RD
WR
0
1
x
Master
Float
Low byte WR
WR
1
0
1
Float*
Master
High byte WR with swap
WR
0
0
1
Master
Master
16-Bit WR converted to
low byte WR
WR
1
0
0
Float
Master
High byte WR
WR
0
0
0
Master
Master
16-Bit WR
*Motherboard SWAP logic drives



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com