数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C976 数据表(PDF) 49 Page - Advanced Micro Devices

部件名 AM79C976
功能描述  PCnet-PRO??10/100 Mbps PCI Ethernet Controller
PDF  309 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C976 数据表(HTML) 49 Page - Advanced Micro Devices

Back Button AM79C976 Datasheet HTML 45Page - Advanced Micro Devices AM79C976 Datasheet HTML 46Page - Advanced Micro Devices AM79C976 Datasheet HTML 47Page - Advanced Micro Devices AM79C976 Datasheet HTML 48Page - Advanced Micro Devices AM79C976 Datasheet HTML 49Page - Advanced Micro Devices AM79C976 Datasheet HTML 50Page - Advanced Micro Devices AM79C976 Datasheet HTML 51Page - Advanced Micro Devices AM79C976 Datasheet HTML 52Page - Advanced Micro Devices AM79C976 Datasheet HTML 53Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 309 page
background image
8/01/00
Am79C976
49
P R E L I M INARY
)LJXUH3UHHPSWLRQ'XULQJ1RQ%XUVW7UDQVDFWLRQ
If the controller is executing a Memory Write and Inval-
idate instruction when preemption occurs, the control-
ler will finish writing the current cache line before it
releases the bus.
Figure 19 assumes that the PCI Latency Timer has
counted down to 0 on clock 7.
0DVWHU $ERUW
The Am79C976 controller will terminate its cycle with a
Master Abort sequence if DEVSEL is not asserted
within 4 clocks after FRAME is asserted. Master Abort
is treated as a fatal error by the Am79C976 controller.
The Am79C976 controller will reset all CSR locations
to their STOP_RESET values. The BCR and PCI con-
figuration registers will not be cleared. Any on-going
network transmission is terminated in an orderly se-
quence. The message will have the current FCS in-
verted and appended at the next byte boundary to
guarantee that the receiving station will treat the trans-
mission either as a runt or as a corrupted frame.
RMABORT (in the PCI Status register, bit 13) will be set
to indicate that the Am79C976 controller has termi-
nated its transaction with a master abort. In addition,
SINT (CSR5, bit 11) will be set to 1. When SINT is set,
INTA is asserted if the enable bit SINTE (CSR5, bit 10)
is set to 1. This mechanism can be used to inform the
driver of the system error. The host can read the PCI
Status register to determine the exact cause of the in-
terrupt. See Figure 2020.
FRAME
CLK
AD
IRDY
TRDY
C/BE
DEVSEL
REQ
GNT
1
234567
BE
0111
PAR
PAR
DEVSEL is sampled
PAR
DATA
ADDR
22929B20



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com