| 数据搜索系统,热门电子元器件搜索 |
|
STM32F107VC 数据表(PDF) 55 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F107VC 数据表(HTML) 55 Page - STMicroelectronics |
|
55 / 103 page ![]() STM32F105xx, STM32F107xx Electrical characteristics Doc ID 15274 Rev 6 55/104 5.3.12 I/O current injection characteristics As a general rule, current injection to the I/O pins, due to external voltage below VSS or above VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization. Functional susceptibilty to I/O current injection While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures. The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation). The test results are given in Table 35 5.3.13 I/O port characteristics General input/output characteristics Unless otherwise specified, the parameters given in Table 36 are derived from tests performed under the conditions summarized in Table 9. All I/Os are CMOS and TTL compliant. Table 35. I/O current injection susceptibility Symbol Description Functional susceptibility Unit Negative injection Positive injection IINJ Injected current on OSC_IN32, OSC_OUT32, PA4, PA5, PC13 -0 +0 mA Injected current on all FT pins -5 +0 Injected current on any other pin -5 +5 Table 36. I/O static characteristics Symbol Parameter Conditions Min Typ Max Unit VIL Standard IO input low level voltage –0.3 0.28*(VDD-2 V)+0.8 V V IO FT(1) input low level voltage –0.3 0.32*(VDD-2V)+0.75 V V VIH Standard IO input high level voltage 0.41*(VDD-2 V)+1.3 V VDD+0.3 V IO FT(1) input high level voltage VDD > 2 V 0.42*(VDD-2 V)+1 V 5.5 V VDD ≤ 2 V 5.2 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |