数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F107VC 数据表(PDF) 68 Page - STMicroelectronics

部件名 STM32F107VC
功能描述  Connectivity line, ARM-based 32-bit MCU
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F107VC 数据表(HTML) 68 Page - STMicroelectronics

Back Button STM32F107VC Datasheet HTML 64Page - STMicroelectronics STM32F107VC Datasheet HTML 65Page - STMicroelectronics STM32F107VC Datasheet HTML 66Page - STMicroelectronics STM32F107VC Datasheet HTML 67Page - STMicroelectronics STM32F107VC Datasheet HTML 68Page - STMicroelectronics STM32F107VC Datasheet HTML 69Page - STMicroelectronics STM32F107VC Datasheet HTML 70Page - STMicroelectronics STM32F107VC Datasheet HTML 71Page - STMicroelectronics STM32F107VC Datasheet HTML 72Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 103 page
background image
Electrical characteristics
STM32F105xx, STM32F107xx
68/104
Doc ID 15274 Rev 6
Table 44.
I2S characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fCK
1/tc(CK)
I2S clock frequency
Master data: 16 bits, audio
freq = 48 K
1.52
1.54
MHz
Slave
0
6.5
tr(CK)
tf(CK)
I2S clock rise and fall time
capacitive load CL = 50 pF
8
ns
tw(CKH)
(1)
I2S clock high time
Master fPCLK = 16 MHz,
audio freq = 48 K
317
320
tw(CKL)
(1)
I2S clock low time
333
336
tv(WS)
(1)
WS valid time
Master mode
3
th(WS)
(1)
WS hold time
Master mode
I2S2
0
I2S3
0
tsu(WS)
(1)
WS setup time
Slave mode
I2S2
4
I2S3
9
th(WS)
(1)
WS hold time
Slave mode
0
DuCy(SCK)
I2S slave input clock duty
cycle
Slave mode
30
70
%
tsu(SD_MR)
(1)
Data input setup time
Master receiver
I2S2
8
ns
I2S3
10
tsu(SD_SR)
(1)
Slave receiver
I2S2
3
I2S3
8
th(SD_MR)
(1)
Data input hold time
Master receiver
I2S2
2
I2S3
4
th(SD_SR)
(1)
Slave receiver
I2S2
2
I2S3
4
tv(SD_ST)
(1)(3)
Data output valid time
Slave transmitter
(after enable edge)
I2S2
23
I2S3
33
th(SD_ST)
(1)
Data output hold time
Slave transmitter
(after enable edge)
I2S2
29
I2S3
27
tv(SD_MT)
(1)
Data output valid time
Master transmitter
(after enable edge)
I2S2
5
I2S3
2
th(SD_MT)
(1)
Data output hold time
Master transmitter
(after enable edge)
I2S2
11
I2S3
4
1.
Based on design simulation and/or characterization results, not tested in production.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com