STM32F415RG datasheet(112/186 Pages) STMICROELECTRONICS

112 / 186 page

Electrical characteristics

STM32F415xx, STM32F417xx

112/186

DocID022063 Rev 4

In the user application, the number of I/O pins which can drive current must be limited to

respect the absolute maximum rating specified in Section 5.2. In particular:

•

The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run

consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating

IVDD (see Table 12).

•

The sum of the currents sunk by all the I/Os on VSS plus the maximum Run

consumption of the MCU sunk on VSS cannot exceed the absolute maximum rating

IVSS (see Table 12).

Output voltage levels

Unless otherwise specified, the parameters given in Table 48 are derived from tests

performed under ambient temperature and VDD supply voltage conditions summarized in

Table 14. All I/Os are CMOS and TTL compliant.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in Figure 37 and

Table 49, respectively.

Table 48. Output voltage characteristics(1)

1. PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited

amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed

should not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current

source (e.g. to drive an LED).

Symbol

Parameter

Conditions

Min

Max

Unit

VOL(2)

2. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 12

and the sum of IIO (I/O ports and control pins) must not exceed IVSS.

Output low level voltage for an I/O pin

when 8 pins are sunk at same time

CMOS port

IIO = +8 mA

2.7 V < VDD < 3.6 V

-0.4

VOH(3)

3. The IIO current sourced by the device must always respect the absolute maximum rating specified in

Table 12 and the sum of IIO (I/O ports and control pins) must not exceed IVDD.

Output high level voltage for an I/O pin

when 8 pins are sourced at same time

VDD–0.4

VOL (2)

Output low level voltage for an I/O pin

when 8 pins are sunk at same time

TTL port

IIO =+ 8mA

2.7 V < VDD < 3.6 V

-0.4

VOH (3)

Output high level voltage for an I/O pin

when 8 pins are sourced at same time

2.4

VOL(2)(4)

4. Based on characterization data, not tested in production.

Output low level voltage for an I/O pin

when 8 pins are sunk at same time

IIO = +20 mA

2.7 V < VDD < 3.6 V

-1.3

VOH(3)(4)

Output high level voltage for an I/O pin

when 8 pins are sourced at same time

VDD–1.3

VOL(2)(4)

Output low level voltage for an I/O pin

when 8 pins are sunk at same time

IIO = +6 mA

2 V < VDD < 2.7 V

-0.4

VOH(3)(4)

Output high level voltage for an I/O pin

when 8 pins are sourced at same time

VDD–0.4

STM32F415RG 数据表(PDF) 112 Page - STMicroelectronics

STM32F415RG 数据表(HTML) 112 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STM32F415RG 数据表(PDF) 112 Page - STMicroelectronics

STM32F415RG 数据表(HTML) 112 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载