| 数据搜索系统,热门电子元器件搜索 |
|
MPC8347ECVRADDB 数据表(PDF) 5 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8347ECVRADDB 数据表(HTML) 5 Page - Freescale Semiconductor, Inc |
|
5 / 99 page ![]() MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 12 Freescale Semiconductor 5 Overview — Can operate as a stand-alone USB host controller – USB root hub with one downstream-facing port – Enhanced host controller interface (EHCI) compatible – High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations — External PHY with UTMI, serial and UTMI+ low-pin interface (ULPI) • Universal serial bus (USB) multi-port host controller — Can operate as a stand-alone USB host controller – USB root hub with one or two downstream-facing ports – Enhanced host controller interface (EHCI) compatible – Complies with USB Specification Rev. 2.0 — High-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operations — Direct connection to a high-speed device without an external hub — External PHY with serial and low-pin count (ULPI) interfaces • Local bus controller (LBC) — Multiplexed 32-bit address and data operating at up to 133 MHz — Eight chip selects for eight external slaves — Up to eight-beat burst transfers — 32-, 16-, and 8-bit port sizes controlled by an on-chip memory controller — Three protocol engines on a per chip select basis: – General-purpose chip select machine (GPCM) – Three user-programmable machines (UPMs) – Dedicated single data rate SDRAM controller — Parity support — Default boot ROM chip select with configurable bus width (8-, 16-, or 32-bit) • Programmable interrupt controller (PIC) — Functional and programming compatibility with the MPC8260 interrupt controller — Support for 8 external and 35 internal discrete interrupt sources — Support for 1 external (optional) and 7 internal machine checkstop interrupt sources — Programmable highest priority request — Four groups of interrupts with programmable priority — External and internal interrupts directed to host processor — Redirects interrupts to external INTA pin in core disable mode. — Unique vector number for each interrupt source • Dual industry-standard I2C interfaces — Two-wire interface — Multiple master support — Master or slave I2C mode support |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |