MPC8347ECVRADDB datasheet(10/99 Pages) FREESCALE

10 / 99 page

MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 12

Freescale Semiconductor

Power Characteristics

supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of

time that all input and output pins will actively be driven and cause contention and excessive current from

3A to 5A. In order to avoid actively driving the I/O pins and to eliminate excessive current draw, apply the

core voltage (VDD) before the I/O voltage (GVDD, LVDD, and OVDD) and assert PORESET before the

power supplies fully ramp up. In the case where the core voltage is applied first, the core voltage supply

must rise to 90% of its nominal value before the I/O supplies reach 0.7 V, see Figure 4.

Figure 4. Power Sequencing Example

I/O voltage supplies (GVDD, LVDD, and OVDD) do not have any ordering requirements with respect to one

another.

Power Characteristics

The estimated typical power dissipation for the MPC8347EA device is shown in Table 4.

Table 4. MPC8347EA Power Dissipation1

Core

Frequency

(MHz)

CSB

Frequency

(MHz)

Typical at TJ = 65

Typical2

Maximum4

Unit

PBGA

266

1.3

1.6

1.8

133

1.1

1.4

1.6

400

266

1.5

1.9

2.1

133

1.4

1.7

1.9

400

200

1.5

1.8

2.0

100

1.3

1.7

1.9

I/O Voltage (GVDD, LVDD, OVDD)

Core Voltage (VDD, AVDD)

90%

0.7 V

Time

Voltage

MPC8347ECVRADDB 数据表(PDF) 10 Page - Freescale Semiconductor, Inc

MPC8347ECVRADDB 数据表(HTML) 10 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

数据表下载