AS1374

Datasheet - Application In form atio n

www.austriamicrosystems.com/LDOs/AS1374

Revision 1.8

13 - 18

9.5.3 Setting Accuracy

Accuracy of the final output voltage is determined by the accuracy of the ratio of R1 and R2, the reference accuracy and the input offset voltage

of the error amplifier. When the regulator is supplied pre-trimmed, the output voltage accuracy is fully defined in the output voltage specification.

When the regulator has a SET terminal, the output voltage may be adjusted externally. In this case, the tolerance of the external resistor network

must be incorporated into the final accuracy calculation. Generally:

(EQ 12)

The reference tolerance is given both at 25°C and over the full operating temperature range.

9.5.4 Total Accuracy

Away from dropout, total steady state accuracy is the sum of setting accuracy, load regulation and line regulation. Generally:

Total % Accuracy = Setting % Accuracy + Load Regulation % + Line Regulation %

(EQ 13)

9.6 Explanation of Dynamic Specifications

9.6.1 Power Supply Rejection Ratio (PSRR)

Known also as Ripple Rejection, this specification measures the ability of the regulator to reject noise and ripple beyond DC. PSRR is a

summation of the individual rejections of the error amplifier, reference and AC leakage through the series pass transistor. The specification, in

the form of a typical attenuation plot with respect to frequency, shows up the gain bandwidth compromises forced upon the designer in low

quiescent current conditions. Generally:

PSRR =

dB using lower case

to indicate AC values

(EQ 14)

Power supply rejection ratio is fixed by the internal design of the regulator. Additional rejection must be provided externally. The AS1374 is

designed to deliver low noise and high PSRR, with low quiescent currents in battery-powered systems. The power-supply rejection is 85dB at

1kHz and 50dB at 100kHz. When operating from sources other than batteries, improved supply-noise rejection and transient response are

achieved by increasing the values of the input and output capacitors. Additional passive LC filtering at the input can provide enhanced rejection

at high frequencies.

9.6.2 Output Capacitor ESR

The series regulator is a negative feedback amplifier, and as such is conditionally stable. The ESR of the output capacitor is usually used to

cancel one of the open loop poles of the error amplifier in order to produce a single pole response. Excessive ESR values may actually cause

instability by excessive changes to the closed loop unity gain frequency crossover point. The range of ESR values for stability is usually shown

either by a plot of stable ESR versus load current, or a maximum value in the datasheet.

Some ceramic capacitors exhibit large capacitance and ESR variations with variations in temperature. Z5U and Y5V capacitors may be required

temperatures.

Larger output capacitor values (10µF) help to reduce noise and improve load transient-response, stability and power-supply rejection.

9.6.3 Input Capacitor

at the input.

9.6.4 Noise

The regulator output is a DC voltage with noise superimposed on the output. The noise comes from three sources; the reference, the error

amplifier input stage, and the output voltage setting resistors. Noise is a random fluctuation and if not minimized in some applications, will

produce system problems.

V

OUT

V



 1 R1 R1



R2

R2



---------------------

+





=

20Log

V

OUT

V

IN

-----------------

