SCF5250 datasheet(20/56 Pages) FREESCALE

20 / 56 page

SCF5250 Data Sheet: Technical Data, Rev. 1.3

Freescale Semiconductor

3.19

BDM/JTAG Signals

The SCF5250 complies with the IEEE 1149.1A JTAG testing standard. The JTAG test pins are multiplexed

with background debug pins.

3.20

Clock and Reset Signals

The clock and reset signals configure the SCF5250 processor and provide interface signals to the external

system.

3.20.1

Reset In

Asserting RSTI causes the SCF5250SCF5250 to enter reset exception processing. When RSTI is

recognized, the data bus is tri-stated.

Table 12. Processor Status Signal Encodings

PST[3:0]

Definition

(HEX)

(BINARY)

0000

Continue execution

0001

Begin execution of an instruction

0010

Reserved

0011

Entry into user-mode

0100

Begin execution of PULSE and WDDATA instructions

0101

Begin execution of taken branch or Synch_PC1

1 Rev. B enhancement.

0110

Reserved

0111

Begin execution of RTE instruction

1000

Begin 1-byte data transfer on DDATA

1001

Begin 2-byte data transfer on DDATA

1010

Begin 3-byte data transfer on DDATA

1011

Begin 4-byte data transfer on DDATA

1100

Exception processing2

2 These encodings are asserted for multiple cycles.

1101

Emulator mode entry exception processing2

1110

Processor is stopped, waiting for interrupt2

1111

Processor is halted2

SCF5250 数据表(PDF) 20 Page - Freescale Semiconductor, Inc

SCF5250 数据表(HTML) 20 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载