SCF5250LPV100 datasheet(35/56 Pages) FREESCALE

35 / 56 page

SCF5250 Data Sheet: Technical Data, Rev. 1.3

Freescale Semiconductor

Figure 12 provides the SCLK input, SDATA output timing diagram for the IIS module and Table 31

provides the timing parameters.

Figure 12. SCLK Input, SDATA Output Timing Diagram

Figure 13 provides the SCLK output, SDATA output timing diagram for the IIS module and Table 32

provides the timing parameters.

Figure 13. SCLK Output, SDATA Output Timing Diagram

J11

TCK falling to Boundary Scan Data Valid (signal from driven or three-state)

–

tbd

J12

TCK falling to Boundary Scan. Data High Impedance

–

tbd

Table 31. SCLK Input, SDATA Output Timing Specifications

Num

Characteristic

Min

Max

Units

SCLK fall to SDATAO rise

–

SCLK fall to SDATAO fall

–

Table 32. SCLK Output, SDATA Output Timing Specifications

Num

Characteristic

Min

Max

Units

SCLK fall to SDATAO rise

–

SCLK fall to SDATAO fall

–

Table 30. JTAG AC Timing Specifications (continued)

Num

Characteristic

Min

Max

Units

SCLK

(INPUT)

SDATAO1, 2 (OUTPUT)

SCLK

(OUTPUT)

SDATAO1, 2 (OUTPUT)

SCF5250LPV100 数据表(PDF) 35 Page - Freescale Semiconductor, Inc

SCF5250LPV100 数据表(HTML) 35 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载

链接网址

SCF5250LPV100 数据表(PDF) 35 Page - Freescale Semiconductor, Inc

SCF5250LPV100 数据表(HTML) 35 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表 下载

链接网址

数据表下载