| 数据搜索系统,热门电子元器件搜索 |
|
ADDR10 数据表(PDF) 46 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
ADDR10 数据表(HTML) 46 Page - List of Unclassifed Manufacturers |
|
46 / 68 page ![]() SDR A M ti ming 42 NS 93 60 Da ta shee t 03 /2 00 6 SDRAM read SDRAM read, CAS latency = 1 Notes: 1 Port size determines which byte enable signals are active: – 8-bit port = BE3* – 16-bit port = BE[3:2] – 32-bit port = BE[3:0] 2 The precharge and/or active commands are not always present. These commands depend on the address of the previous SDRAM access. 3 The TA* and TEA*/LAST signals are for reference only. T1 T2 T1 prechg active read bterm inhibit 12 34 34 34 34 34 34 34 34 34 34 34 27 27 36 36 35 35 6 37 37 31 31 30 30 11 10 A10 BCLK TA* (Note-3) TEA*/LAST* (Note-3) PortA2/AMUX Non-muxed address Muxed address BE[3:0]* (DQM) read D[31:0] CS[4:0]* CAS3* (RAS#) CAS2* (CAS#) CAS1* (WE#) CAS0* (A10/AP) RW* |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |