| 数据搜索系统,热门电子元器件搜索 |
|
M2S005 数据表(PDF) 8 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
M2S005 数据表(HTML) 8 Page - Microsemi Corporation |
|
8 / 27 page ![]() 8 www.microsemi.com/products/fpga-soc/fpga/igloo-nano • Ultra low power in Flash*Freeze mode, as low as 2 µW • Small footprint packages from 14×14 mm to 3×3 mm • Enhanced commercial temperature • 1.2 V to 1.5 V single voltage operation • Enhanced I/O features • Embedded SRAM and nonvolatile memory (NVM) • ISP and security IGLOO nano IGLOO nano Devices I/Os Per Package IGLOO nano Devices AGLN010 AGLN020 AGLN060 AGLN125 AGLN250 Known Good Die 34 52 71 71 68 UC36 23 — — — — QN48 34 — — — — QN68 — 49 — — — UC81 — 52 — — — CS81 — 52 60 60 60 VQ100 — — 71 71 68 The industry’s lowest power, smallest-size solution IGLOO nano products offer ground breaking possibilities in power, size, lead-times, operating temperature and cost. Available in logic densities from 10,000 to 250,000 gates, the 1.2 V to 1.5 V IGLOO nano devices have been designed for high-volume applications where power and size are key decision criteria. IGLOO nano devices are perfect ASIC or ASSP replacements, yet retain the historical FPGA advantages of flexibility and quick time-to-market in low power and small footprint profiles. Notes: 1. AGLN030 and smaller devices do not support this feature. 2. AGLN060, AGLN125 and AGLN250 in the CS81 package do not support PLLs. 3. For higher densities and support of additional features, refer to the IGLOO and IGLOOe datasheets and FPGA fabric user’s guides. Note: 1. When the Flash*Freeze pin is used to directly enable Flash*Freeze mode and not used as a regular I/O, the number of single-ended user I/Os available is reduced by one. 2. For nano devices, the VQ100 package is offered in both leaded and RoHS-compliant versions. All other packages are RoHS-compliant only. IGLOO nano Devices AGLN010 AGLN020 AGLN060 AGLN125 AGLN250 System Gates 10,000 20,000 60,000 125,000 250,000 Typical Equivalent Macrocells 86 172 512 1,024 2,048 VersaTiles (D-flip-flops) 260 520 1,536 3,072 6,144 Flash*Freeze Mode (typical, µW) 2 4 10 16 24 RAM Kbits1 (1,024 bits)1 — — 18 36 36 4,608-Bit Blocks1 — — 4 8 8 FlashROM Kbits (1,024 bits) 1 1 1 1 1 AES-Protected ISP1 — — Yes Yes Yes Integrated PLL in CCCs1,2 — — 1 1 1 VersaNet Globals 4 4 18 18 18 I/O Banks 2 3 2 2 4 Maximum User I/Os (packaged device) 34 52 71 71 68 Maximum User I/Os (known good die) 34 52 71 71 68 Package Pins UC CS QN VQ UC36 QN48 UC81 CS81 QN68 CS81 VQ100 CS81 VQ100 CS81 VQ100 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |