数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS1531 数据表(PDF) 30 Page - Integrated Circuit Systems

部件名 ICS1531
功能描述  Triple 8-bit MSPS A/D Converters with Line-Locked Clock Generator
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS1531 数据表(HTML) 30 Page - Integrated Circuit Systems

Back Button ICS1531 Datasheet HTML 26Page - Integrated Circuit Systems ICS1531 Datasheet HTML 27Page - Integrated Circuit Systems ICS1531 Datasheet HTML 28Page - Integrated Circuit Systems ICS1531 Datasheet HTML 29Page - Integrated Circuit Systems ICS1531 Datasheet HTML 30Page - Integrated Circuit Systems ICS1531 Datasheet HTML 31Page - Integrated Circuit Systems ICS1531 Datasheet HTML 32Page - Integrated Circuit Systems ICS1531 Datasheet HTML 33Page - Integrated Circuit Systems ICS1531 Datasheet HTML 34Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 76 page
background image
ICS1531 Rev N 12/1/99
December, 1999
30
Chapter 6
Register Set
ICS1531 Data Sheet - Preliminary
Copyright © 1999, Integrated Circuit Systems, Inc.
All rights reserved.
6.5.3
Register 02h: Fdbk Div 0 Register
The Fdbk Div 0 (Feedback Divider 0) Register, in combination with Fdbk Div 1 Register, sets the value of
the internal feedback divider for the pixel PLL. It adjusts the number of pixel clocks by using the horizontal
total, where:
6.5.4
Register 03h: Fdbk Div 1 Register
The Fdbk Div 1 (Feedback Divider 1) Register is used in combination with Fdbk Div 0 Register.
Figure 6-1.
Feedback Divider Modulus
Table 6-5.
Fdbk Div 0 Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
02:7-
02:0
FDBK [7–0]
(Pixel PLL) Feedback Divider [7-0].
These bits are the least-significant bits [7-0] for the internal
pixel PLL Feedback Divider. (See Table 6-6 and Figure 6-1,
the Feedback Divider Modulus.)
When bit 0 is:
– 0 = The total number of pixels is even.
– 1 = The total number of pixels is odd.
R/W
D-PLL
FF
Table 6-6.
Fdbk Div 1 Register
Bit
Bit Name
Bit Definition
Ac-
cess
Spec.
Func.
Re-
set
03:7-
03:4
Reserved
Reserved.
See Section 6.1, “Reserved Bits”.
These bits can be programmed to ‘0’.
––
03:3-
03:0
FDBK [11-8]
(Pixel PLL) Feedback Divider [11-8].
These bits are the most-significant bits [11-8] for the internal
pixel PLL Feedback Divider. (See Table 6-5.)
For the total number of clock periods that the ICS1531
generates between successive HSYNCs, do the following:
–See Figure 6-1.
– Obtain the Feedback Divider Modulus value as follows:
1.
Program the Feedback Divider 0 and Feedback
Divider 1 registers with the total number of horizontal
pixels per line.
2.
Add 8.
Note: The ICS1531 generates 8 more clocks than what is
programmed in these bits.
R/W
D-PLL
0
Horizontal Total = [(Number of displayed pixels) + (Horizontal blanking interval)] per HSYNC
Fdbk Div 1
(Reg 3)
Fdbk Div 0
(Reg 2)
32
10
76
54
32
10
Feedback Divider Modulus =
+ 8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com