数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS1567 数据表(PDF) 8 Page - Integrated Circuit Systems

部件名 ICS1567
功能描述  Differential Output Video Dot Clock Generator
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS1567 数据表(HTML) 8 Page - Integrated Circuit Systems

Back Button ICS1567 Datasheet HTML 3Page - Integrated Circuit Systems ICS1567 Datasheet HTML 4Page - Integrated Circuit Systems ICS1567 Datasheet HTML 5Page - Integrated Circuit Systems ICS1567 Datasheet HTML 6Page - Integrated Circuit Systems ICS1567 Datasheet HTML 7Page - Integrated Circuit Systems ICS1567 Datasheet HTML 8Page - Integrated Circuit Systems ICS1567 Datasheet HTML 9Page - Integrated Circuit Systems ICS1567 Datasheet HTML 10Page - Integrated Circuit Systems ICS1567 Datasheet HTML 11Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 8 / 11 page
background image
AC Characteristics
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
NOTES
CLK and CLK TIMING
Duty Cycle
THIGH
40
60
%
3, 4, 9
Frequency Error
0.5
%
Rise Time
Tr
2ns
5, 9
Fall Time
Tf
2ns
5, 9
VCO Frequency
FVCO
20
180
MHz
1
PLL Acquire Time
TLOCK
500
uS
LD* TIMING
Duty Cycle
THIGH
40
60
%
6
Load Frequency
FLOAD
60
MHz
Rise Time
Tr
2ns
7, 8
Fall Time
Tf
2ns
7, 8
REFERENCE INPUT CLOCK
Crystal Frequency
FXTAL
520
MHz
Crystal Oscillator
CPAR
20
pF
Loading Capacitance
XTAL1 High Time
TXHI
8ns
2
XTAL1 Low Time
TXLO
8ns
2
Rise Time
Tr
10
ns
2, 7
Fall Time
Tf
10
ns
2, 7
DIGITAL INPUTS
Frequency Select Setup Time
110
ns
10
Frequency Select Hold Time
210
ns
10
Strobe Pulse Width
320
ns
10
PIPELINE DELAY RESET
Reset Activation
42*TCLK
ns
10
Reset Duration
5
4*TCLK
ns
10
Restart Delay
6
-1*TCLK
+1.5*TCLK
ns
10
Notes:
1.
Use of the post-divider is required for frequencies lower than 20 MHz on CLK and CLK outputs. Use of the
post-divider is recommended for output frequencies lower than 65 MHz.
2.
Values for XTAL1 driven by an external clock
3.
Duty Cycle for Differential Output (CLK- CLK)
4.
Duty cycle measured at VOD/2 for Differential CLK Output
5.
Rise and fall time between 20% and 80% of VOD
6.
Duty cycle measured at 1.4V for TTL I/O
7.
Rise and fall time between 0.8 and 2.0 VDC for TTL I/O
8.
Output pin loading = 15 pF
9.
See Figure 3.
10. See Figure 4.
ICS1567
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com