AD5553_15 datasheet(4/20 Pages) AD

4 / 20 page

AD5543/AD5553

Data Sheet

Rev. F | Page 4 of 20

Parameter

Symbol

Condition

5 V ± 10%

Unit

AC CHARACTERISTICS4

Output Voltage Settling Time

To ±0.1% of full scale,

0.5

µs typ

Data = 0x0000 to 0xFFFF to 0x0000 for AD5543

Data = 0x0000 to 0x3FFF to 0x0000 for AD5553

Reference Multiplying Bandwidth

VREF = 100 mV rms, data = 0xFFFF

6.6

MHz typ

DAC Glitch Impulse

VREF = 0 V, data = 0x7FFF to 0x8000 for AD5543

nV-sec

Feedthrough Error

VOUT/VREF

Data = 0x0000, VREF = 100 mV rms, same channel

−83

Digital Feedthrough

CS = 1 and fCLK = 1 MHz

nV-sec

Total Harmonic Distortion

THD

VREF = 5 V p-p, data = 0xFFFF, f = 1 kHz

−103

dB typ

Output Spot Noise Voltage

f = 1 kHz, BW = 1 Hz

nV/√Hz

All static performance tests (except IOUT) are performed in a closed-loop system using an external precision OP177 I-to-V converter amplifier. The AD5543 RFB terminal is

tied to the amplifier output. The +IN op amp is grounded, and the DAC IOUT is tied to the −IN op amp. Typical values represent average readings measured at 25°C.

These parameters are guaranteed by design and are not subject to production testing.

All ac characteristic tests are performed in a closed-loop system using an AD8038 I-to-V converter amplifier except for THD where an AD8065 was used.

All input control signals are specified with tR = tF = 2.5 ns (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.

TIMING DIAGRAMS

SDI

CLK

tCSH

tCSS

tDS

tDH

tCH

tCL

D15

D14

D13

D12

D11

D10

Figure 4. AD5543 Timing Diagram

tCSH

tCSS

tDS

tDH

tCH

tCL

SDI

CLK

D13

D12

D11

D10

Figure 5. AD5553 Timing Diagram

AD5553 数据表(PDF) 4 Page - Analog Devices

AD5553 数据表(HTML) 4 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

数据表下载