UM0434 datasheet(23/390 Pages) STMICROELECTRONICS

23 / 390 page

e200z3 core complex overview

UM0434

24/391

e200z3 core complex overview

This chapter provides an overview of the PowerPC™ e200z3 microprocessor core. It

includes the following:

●

An overview of the Book E version of the PowerPC architecture features as

implemented in this core

●

A summary of the core feature set

●

An overview of the programming model

●

An overview of interrupts and exception handling

●

A summary of instruction pipeline and flow

●

A description of the memory-management architecture

●

High-level details of the e200z3 core memory and coherency model

●

A summary of the Book E architecture compatibility and migration from the original

version of the PowerPC architecture as it is defined by Apple, IBM, (referred to as the

AIM version of the PowerPC architecture)

●

Information regarding e200z3 features that are defined by the Book E implementation

standards (EIS)

3.1

Overview of the e200z3

The e200z3 processor family is a set of CPU cores that are low-cost implementations of the

PowerPC Book E architecture. e200z3 processors are designed for deeply embedded

control applications that require low-cost solutions rather than maximum performance.

The e200z3 core implements the variable-length encoding (VLE) APU, providing improved

code density. See the

EREF for more information about the VLE extension.

Figure 1.

e200z3 block diagram

Instruction Bus Interface Unit

Software-Managed

Unified Memory Unit

MAS

Registers

32 GPRs

(64-Bit)

XER

4-, 16-, 64-,

256-Kbyte;

Execution Units

SPRs

Integer

+ x ÷

Unit

SPE APU

+ x ÷

Unit

Embedded

+ x ÷

Scalar FPU

Embedded

+ x ÷

Vector FPU

Load/Store

Branch

Unit

Write-Back Stage

Two/Four

instructions

Address

Data

Control

Additional

Features

–OnCe/Nexus

1/Nexus 3

control logic

– AMBA AHB-

Lite bus

L1 Unified MMU

Unit

CTR

Single-instruction, in-order dispatch

Single-Instruction, In-Order Write Back

•

16-Entry

Fully Associative

TLB

EA Calc

Four-cycle,

single-path

execute stage

with overlapped

execution and

Fetch Unit

Branch Processing Unit

Instruction/Control Unit

Instruction Buffer

(7 instructions)

Decode

8-Entry Branch

Stage

EA Calc

Two-Cycle

Fetch Stage

Program Counter

Target Buffer

Data Bus Interface Unit

Address

Data

Control

Optional

Extension

VLE

APU

Execute Stage

feed forwarding

UM0434 数据表(PDF) 23 Page - STMicroelectronics

UM0434 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

UM0434 数据表(PDF) 23 Page - STMicroelectronics

UM0434 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载