| 数据搜索系统,热门电子元器件搜索 |
|
UM0434 数据表(PDF) 31 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UM0434 数据表(HTML) 31 Page - STMicroelectronics |
|
31 / 390 page ![]() e200z3 core complex overview UM0434 32/391 Each interrupt has an associated interrupt vector address, obtained by concatenating IVPR[32–47] with the address index in the associated IVOR (that is, IVPR[32– 47]||IVOR n[48–59] || 0b0000). The resulting address is that of the instruction to be executed when that interrupt occurs. IVPR and IVOR values are indeterminate on reset and must be initialized by the system software using mtspr. Table 4 lists IVOR registers implemented on the e200z3 core and the associated interrupts. 3.6 Microarchitecture summary The e200z3 processor has a four-stage pipeline for instruction execution. 1. Instruction fetch 2. Instruction decode/register file read/effective address calculation 3. Execute/memory access 4. Register writeback These stages are pipelined, allowing single-clock instruction throughput for most instructions. DEAR Data exception address register—Contains the address that was referenced by a load, store, or cache management instruction that caused an alignment, data TLB miss, or data storage interrupt. IVPR IVORs Together, IVPR[32–47] || IVOR n [48–59] || 0b0000 define the address of an interrupt- processing routine. See <Cross Refs>Table 5 and <Cross Refs>6, “Interrupts and exceptions,” for more information. Table 5. Exceptions and conditions IVORn Interrupt type IVORn Interrupt type None(1) 1. Vector to [ p_rstbase[0:19]]||0xFFC. System reset (not an interrupt) 10 Decrementer 0(2) 2. Autovectored external and critical input interrupts use this IVOR. Vectored interrupts supply an interrupt vector offset directly. Critical input 11 Fixed-interval timer 1 Machine check 12 Watchdog timer 2 Data storage 13 Data TLB error 3 Instruction storage 14 Instruction TLB error 42 External input 15 Debug 5 Alignment 6–31 Reserved 6 Program 32 SPE unavailable 7 Floating-point unavailable 33 SPE data exception 8 System call 34 SPE round exception 9 APU unavailable Table 4. Interrupt registers (continued) Register Description |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |