AN910 datasheet(3/51 Pages) STMICROELECTRONICS

3 / 51 page

3/51

ST7 AND ST9 PERFORMANCE BENCHMARKING

2 OVERVIEW OF THE MCU CORES

The set of MCUs evaluated is composed of various 8-bit, 8/16-bit, and 16-bit

microcontrollers with accumulator, register file or mixed architectures.

Table 2 is an overview of the MCU cores.

Table 2. MCU cores overview

A description of the MCU work environments is available in section 5.

MCU name

Architecture

Short core description

Freq1)

As the goal is to obtain the best of each MCU core, the maximum internal frequency (Freq) available, for each MCU, on

development board has been used (unless other specified). Note that results are directly proportional to this frequency.

80C51XA

PHILIPS

16-bit;

eXtended Architecture (XA) of 80C51’s - upward compatible

8/16-bit register bus - 16-bit data/program memory buses

20 MHz

68HC16

MOTOROLA

16-bit;

two

accumulators

core architecture superset of 68HC11’s - upward compatible

accumulator programming model with two 16-bit accumulators, and

three 16-bit index registers (all with 4-bit extensions)

16 MHz

68HC12

MOTOROLA

16-bit;

two

accumulators

instruction set is superset of 68HC11’s - upward compatible

programming model identical to 68HC11’s

8 MHz

ST9+

STMicroelectronics

8/16-bit;

evolution of the ST9

enhanced clock speed, instruction cycle time

enlarged memory space

25 MHz

ST9

STMicroelectronics

8/16-bit;

8/16-bit architecture; 8-bit register bus - 16-bit memory bus

registers, useable as 16-bit registers

modular paged registers for access to peripheral registers

12 MHz

H8/300

HITACHI

8/16-bit;

RISC-like architecture and instruction set

10 MHz

68HC11

MOTOROLA

8-bit;

two

accumulators

market standard 8-bit MCU

accumulator programming model with two 8-bit accumulators or

one 16-bit accumulator, and two 16-bit index registers

4 MHz

68HC08

MOTOROLA

8-bit;

accumulator

superset of the 68HC05 - upward compatible

enhanced performance and instruction set

accumulator programming model with one 8-bit accumulator, and

one 16-bit index register

8 MHz

ST7

STMicroelectronics

8-bit;

accumulator

upward compatible with the 68HC05

accumulator programming model with one 8-bit accumulator, and

two 8-bit index registers

4 MHz

8 MHz

80C51

INTEL, PHILIPS...

8-bit; register file

and accumulator

mixed accumulator and register file programming model with four

banks of eight 8-bit registers (include accumulator), and a 16-bit

data pointer

20 MHz

KS88

SAMSUNG

8-bit;

core architecture superset of SUPER8’s; 8-bit register bus

and two register sets with system/peripheral/data registers

8 MHz

78K0

NEC

8-bit; register file

and accumulator

mixed accumulator and register file programming model with four

banks of eight 8-bit or four 16-bit registers (include accumulator)

10 MHz

AN910 数据表(PDF) 3 Page - STMicroelectronics

AN910 数据表(HTML) 3 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表下载

链接网址

AN910 数据表(PDF) 3 Page - STMicroelectronics

AN910 数据表(HTML) 3 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表 下载

链接网址

数据表下载