| 数据搜索系统,热门电子元器件搜索 |
|
AN910 数据表(PDF) 37 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN910 数据表(HTML) 37 Page - STMicroelectronics |
|
37 / 51 page ![]() 37/51 ST7 AND ST9 PERFORMANCE BENCHMARKING 7.3.10 80C51 MCU core On-chip/Off-chip buses - on-chip buses 8/16-bit address bus 8-bit data memory bus 8-bit program memory bus - off-chip buses 8/16-bit address bus 8-bit data/program memory bus the two buses are multiplexed the two buses are multiplexed with ports Memory Spaces Harvard organization - linear data/program memory space data memory space 64 kbytes first 128-byte zero page lowest 32-byte banked register space 16-byte bit addressable space special function register space (logically separate) 128-byte special function register space direct addressable only program memory space 64 kbytes first 128-byte zero page first 24-byte interrupt vector table = 5 interrupts Arithmetic Logic Unit 8-bit datapath - 8-bit operations - special functions 8x8 unsigned multiplication 48 cycles 16/8 unsigned division 48 cycles Instruction processing Standard - sequential processing Core internal buses 16-bit address bus, 8-bit data bus (to be confirmed) Instruction set Cisc encoding - CPI 12 cycles to 48 cycles - average CPI between 18 and 20 cycles - IL 1 byte to 3 bytes - average IL between 1 and 2 bytes - special addressing modes 16-bit addressing with data pointer register register/stack pointer/data pointer register indirect stack pointer relative - special instructions exchange accumulator and register/direct byte compare/decrement & branch like bit test & bit clear & jump memory-to-memory moves direct to direct direct to indirect Programming model Register file & Accumulator - general registers 4 banks of eight 8-bit registers they are mapped in data memory - special function registers one 8-bit accumulator 16-bit program counter 16-bit data pointer register useable as two 8-bit registers 8-bit stack pointer condition code register peripheral registers they are mapped in data memory - multitasking capabilities context switching with banked registers + / x 80C51 CPU MOV A,(R1) ADD A,#A0 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |