数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PM0068 数据表(PDF) 10 Page - STMicroelectronics

部件名 PM0068
功能描述  STM32F10xxx XL-density Flash programming
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

PM0068 数据表(HTML) 10 Page - STMicroelectronics

Back Button PM0068 Datasheet HTML 6Page - STMicroelectronics PM0068 Datasheet HTML 7Page - STMicroelectronics PM0068 Datasheet HTML 8Page - STMicroelectronics PM0068 Datasheet HTML 9Page - STMicroelectronics PM0068 Datasheet HTML 10Page - STMicroelectronics PM0068 Datasheet HTML 11Page - STMicroelectronics PM0068 Datasheet HTML 12Page - STMicroelectronics PM0068 Datasheet HTML 13Page - STMicroelectronics PM0068 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 31 page
background image
Reading/programming the STM32F101xF/G and STM32F103xF/G embedded Flash memory
10/31
Doc ID 17100 Rev 2
2.3.1
Key values
The key values are as follows:
RDPRT key = 0x00A5
KEY1 = 0x45670123
KEY2 = 0xCDEF89AB
2.3.2
Unlocking the Flash memory
After reset, the FPEC block is protected. The FLASH_CR register is not accessible in write
mode. An unlocking sequence should be written to the FLASH_KEYR register to open up
the FPEC block. This sequence consists of two write cycles, where two key values (KEY1
and KEY2) are written to the FLASH_KEYR address (refer to Section 2.3.1 for key values).
Any wrong sequence locks up the FPEC block and FLASH_CR register until the next reset.
Also a bus error is returned on a wrong key sequence. This is done after the first write cycle
if KEY1 does not match, or during the second write cycle if KEY1 has been correctly written
but KEY2 does not match. The FPEC block and FLASH_CR register can be locked by the
user’s software by writing the LOCK bit of the FLASH_CR register to 1. In this case, the
FPEC can be unlocked by writing the correct sequence of keys into FLASH_KEYR.
2.3.3
Main Flash memory programming
The main Flash memory can be programmed 16 bits at a time. The program operation is
started when the CPU writes a half-word into a main Flash memory address with the PG bit
of the FLASH_CR register set. Any attempt to write data that are not half-word long will
result in a bus error response from the FPEC. If a read/write operation is initiated during
programming, (BSY bit set), the CPU stalls until the ongoing main Flash memory
programming is over.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com