数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC2400CS8 数据表(PDF) 22 Page - Linear Technology

部件名 LTC2400CS8
功能描述  24-Bit uPower No Latency ADC in SO-8
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC2400CS8 数据表(HTML) 22 Page - Linear Technology

Back Button LTC2400CS8 Datasheet HTML 18Page - Linear Technology LTC2400CS8 Datasheet HTML 19Page - Linear Technology LTC2400CS8 Datasheet HTML 20Page - Linear Technology LTC2400CS8 Datasheet HTML 21Page - Linear Technology LTC2400CS8 Datasheet HTML 22Page - Linear Technology LTC2400CS8 Datasheet HTML 23Page - Linear Technology LTC2400CS8 Datasheet HTML 24Page - Linear Technology LTC2400CS8 Datasheet HTML 25Page - Linear Technology LTC2400CS8 Datasheet HTML 26Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 40 page
background image
22
LTC2400
connection resistance. The LTC2400’s power supply cur-
rent flowing through the 0.01
Ω resistance of the common
ground pin will develop a 2.5
µV offset signal. For a
reference voltage VREF = 2.5V, this represents a 1ppm
offset error.
In an alternative configuration, the GND pin of the converter
can be the single-point-ground in a single point grounding
system. The input signal ground, the reference signal
ground, the digital drivers ground (usually the digital
ground) and the power supply ground (the analog ground)
should be connected in a star configuration with the com-
mon point located as close to the GND pin as possible.
The power supply current during the conversion state
should be kept to a minimum. This is achieved by restrict-
ing the number of digital signal transitions occurring
during this period.
While a digital input signal is in the range 0.5V to
(VCC – 0.5V), the CMOS input receiver draws additional
current from the power supply. It should be noted that,
when any one of the digital input signals (FO, CS and SCK
in External SCK mode of operation) is within this range, the
LTC2400 power supply current may increase even if the
signal in question is at a valid logic level. For micropower
operation and in order to minimize the potential errors due
to additional ground pin current, it is recommended to
drive all digital input signals to full CMOS levels
[VIL < 0.4V and VOH > (VCC – 0.4V)].
Severe ground pin current disturbances can also occur
due to the undershoot of fast digital input signals. Under-
shoot and overshoot can occur because of the impedance
mismatch at the converter pin when the transition time of
an external control signal is less than twice the propaga-
tion delay from the driver to LTC2400. For reference, on
a regular FR-4 board, signal propagation velocity is ap-
proximately 183ps/inch for internal traces and 170ps/inch
for surface traces. Thus, a driver generating a control
signal with a minimum transition time of 1ns must be
connected to the converter pin through a trace shorter
than 2.5 inches. This problem becomes particularly diffi-
cult when shared control lines are used and multiple
reflections may occur. The solution is to carefully termi-
nate all transmission lines close to their characteristic
impedance.
APPLICATIONS INFORMATION
VREF
VIN
VCC
RSW
5k
AVERAGE INPUT CURRENT:
IIN = 0.25(VIN – 0.5 • VREF)fCEQ
IREF(LEAK)
IREF(LEAK)
VCC
RSW
5k
CEQ
10pF (TYP)
RSW
5k
IIN(LEAK)
IIN
2400 F15
IIN(LEAK)
SWITCHING FREQUENCY
f = 153.6kHz FOR INTERNAL OSCILLATOR (fO = LOGIC LOW OR HIGH)
f = fEOSC FOR EXTERNAL OSCILLATORS
GND
Figure 15. LTC2400 Equivalent Analog Input Circuit
Parallel termination near the LTC2400 pin will eliminate
this problem but will increase the driver power dissipation.
A series resistor between 27
Ω and 56Ω placed near the
driver or near the LTC2400 pin will also eliminate this
problem without additional power dissipation. The actual
resistor value depends upon the trace impedance and
connection topology.
Driving the Input and Reference
The analog input and reference of the typical delta-sigma
analog-to-digital converter are applied to a switched ca-
pacitor network. This network consists of capacitors
switching between the analog input (VIN), ground (Pin 4)
and the reference (VREF). The result is small current spikes
seen at both VIN and VREF. A simplified input equivalent
circuit is shown in Figure 15.
The key to understanding the effects of this dynamic input
current is based on a simple first order RC time constant
model. Using the internal oscillator, the LTC2400’s inter-
nal switched capacitor network is clocked at 153,600Hz
corresponding to a 6.5
µs sampling period. Fourteen time
constants are required each time a capacitor is switched in
order to achieve 1ppm settling accuracy.
Therefore, the equivalent time constant at VIN and VREF
should be less than 6.5
µs/14 = 460ns in order to achieve
1ppm accuracy.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com