| 数据搜索系统,热门电子元器件搜索 |
|
MAX500AMLP 数据表(PDF) 11 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX500AMLP 数据表(HTML) 11 Page - Maxim Integrated Products |
|
11 / 12 page ![]() Using an AC Reference In applications where VREF has AC signal components, the MAX500 has multiplying capability within the limits of the VREF input range specifications. Figure 11 shows a technique for applying a sine-wave signal to the refer- ence input, where the AC signal is biased up before being applied to VREF. Output distortion is typically less than 0.1% with input frequencies up to 50kHz, and the typical -3dB frequency is 700kHz. Note that VREF must never be more negative than AGND. Generating VSS The performance of the MAX500 is specified for both dual and single-supply (VSS = 0V) operation. When the improved performance of dual-supply operation is desired, but only a single supply is available, a -5V VSS supply can be generated using an ICL7660 in one of the circuits of Figure 12. Digital Interface Applications Figures 13 through 16 show examples of interfacing the MAX500 to most popular microprocessors. CMOS, Quad, Serial-Interface 8-Bit DAC ______________________________________________________________________________________ 11 DAC B MAX500 4 14 1 VOUTB DGND VSS VREFA/B VDD 36 -5V (OR GND) DIGITAL INPUTS NOT SHOWN AGND VOUTB +4V -4V AC REFERENCE INPUT +15V 15k 10k 5 ICL7660 CAP+ CAP- V+ GND VOUT ICL7660 CAP+ CAP- V+ GND VOUT 6V ZENER 12V to 15V 10k 2N2222 10k 10 µF 8 3 2 10 µF 4 5 -5V VSS OUT 10 µF +5V LOGIC SUPPLY -5V VSS OUT 10 µF 8 3 4 5 10 µF 2 SCL SDA LDAC LOAD* 80C51 P1.0 P1.1 P1.2 P1.3 CONNECT LOAD TO P1.3 FOR 3-WIRE MODE OR CONNECT LOAD TO VDD FOR 2-WIRE MODE . . . . . . . SRO VOUTA VOUTB VOUTC VOUTD VREFA/B VREFC VREFD MAX500 * ADDRESS BUS EN ADDRESS CODE B/A DATA BUS CONNECT LOAD TO P1.3 FOR 3-WIRE MODE OR CONNECT LOAD TO VDD FOR 2-WIRE MODE C/D CE RD INT D7 D0 Z8420 B0 B1 B2 B3 A15 A0 Z80 I/O REQ WR INT D7 D0 A1 A0 SCL SDA LDAC LOAD* . . MAX500 * Figure 11. AC Reference Input Circuit Figure 12. Generating -5V for VSS Figure 14. Z-80 with Z8420 PIO Interface Figure 13. 80C51 Interface |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |