LP2953_15 datasheet(30/41 Pages) TI

30 / 41 page

LP2952-N, LP2952A, LP2953, LP2953A

SNVS095F – MAY 2004 – REVISED MARCH 2015

www.ti.com

8.2.9 5-V Regulator With Timed Power-On Reset, Snap-ON and Snap-OFF Features, and Hysteresis

Figure 44 is the circuit designed for 5-V regulator with timed power-on reset, Snap-ON and Snap-OFF features,

and hysteresis. Its timing diagram shows as Figure 45.

Figure 44. 5-V Regulator With Timed Power-On Reset, Snap-ON or Snap-OFF Feature, and Hysteresis

td = (0.28), RC = 28 ms for components shown.

Figure 45. Timing Diagram

9 Power Supply Recommendations

The LP2952 and LP2953 is designed to operate from an input voltage supply range between 2.3 V and 30 V.

The input voltage range provides adequate headroom in order for the device to have a regulated output, normally

VIN should be 1 V higher than output voltage to provide a sufficient headroom. This input supply must be well

regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise

performance.

Maximum VIN should never be higher than 30 V. Input voltage beyond 30 V may trigger EOS and cause

permanent damage to the device.

Submit Documentation Feedback

Product Folder Links: LP2952-N LP2952A LP2953 LP2953A

LP2953 数据表(PDF) 30 Page - Texas Instruments