NOIP1FN016KA-GDI datasheet(5/87 Pages) ONSEMI

5 / 87 page

NOIP1SN025KA, NOIP1SN016KA, NOIP1SN012KA, NOIP1SN010KA

www.onsemi.com

Table 5. ELECTRICAL SPECIFICATIONS

Boldface Limits apply for TJ = TMIN to TMAX, all other limits TJ = +30°C (Notes 6, 7, 8 and 9)

Parameter

Units

Max

Typ

Min

Description

vdd_calib

Pixel calibration supply

4.2

gnd_calib

Pixel calibration ground. Not connected to substrate

vdd_sel

Pixel select supply

4.2

gnd_sel

Pixel select ground. Not connected to substrate.

vdd_casc

Cascode supply

1.0

vref_colmux [9]

Column multiplexer reference supply

1.0

gnd_colbias

Column biasing ground. Dedicated ground signal for pixel biasing.

Connected to substrate

gnd_colpc

Column precharge ground. Dedicated ground signal for pixel biasing.

Not connected to substrate

Ptot

Total power consumption

4600

Popt

Power consumption at lower pixel rates

Configurable

I/O - LVDS (EIA/TIA-644): Conforming to standard/additional specifications and deviations listed

fserdata

Data rate on data channels

DDR signaling - 32 data channels, 1 synchronization channel

720

Mbps

fserclock

Clock rate of output clock

Clock output for mesochronous signaling

360

MHz

Vicm

LVDS input common mode level

0.3

1.25

2.2

Tccsk

Channel to channel skew (training pattern allows per-channel skew

correction)

LVDS Electrical/Interface

fin

Input clock rate

360

MHz

tidc

Input clock duty cycle

Input clock jitter

fspi

SPI clock rate

MHz

ratspi

10-bit (32 LVDS channels): ratio: fin/fspi

10-bit (16 LVDS channels): ratio: fin/fspi

10-bit (8 LVDS channels): ratio: fin/fspi

120

10-bit (4 LVDS channels): ratio: fin/fspi

240

6. All parameters are characterized for DC conditions after thermal equilibrium is established.

7. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is recommended

that normal precautions be taken to avoid application of any voltages higher than the maximum rated voltages to this high−impedance

circuit.

8. Minimum and maximum limits are guaranteed through test and design.

9. Vref_colmux supply should be able to source and sink current

NOIP1FN016KA-GDI 数据表(PDF) 5 Page - ON Semiconductor

NOIP1FN016KA-GDI 数据表(HTML) 5 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

数据表下载